








<h1>VME64X-TCS</h1>	
<h2>VME64X_CHIP</h2>	
Version: <b>V1012</b>	sheet <b>1</b> of <b>1</b>
HEPHY VIENNA ELEKTRONIK I	modified by: HB
checked by: CHECKER	4-25-2007_12:59
	0-00-0000_00:00



<b>VME64X-CHIP</b>	
<b>ADDRESSES_AM</b>	
Version: <b>V1.4</b>	
HEPHY VIENNA ELEKTRONIK 1	sheet <b>1</b> of <b>1</b>
modified by: <b>HB</b>	<b>3-9-2007_15:49</b>
checked by: <b>CHECKER</b>	<b>0-00-0000_00:00</b>




<b>VME64X-CHIP</b>	
<b>ADER_EXT</b>	
Version: <b>V1.0</b>	
HEPHY VIENNA ELEKTRONIK 1	sheet <b>1</b> of <b>1</b>
modified by: <b>HB</b>	<b>8-29-2005_9:32</b>
checked by: <b>CHECKER</b>	<b>0-00-0000 00:00</b>



# VME64X-CHIP

## CR CSR INSTR


Version: <b>V1.0</b>	
HEPHY VIENNA ELEKTRONIK 1	sheet <b>1</b> of <b>5</b>
modified by: HB	8-26-2005_13:54
checked by: CHECKER	0-00-0000_00:00





no BERR for CR/CSR access!!

VME64X-CHIP	
CR CSR INSTR	
Version:	V1.0
HEPHY VIENNA ELEKTRONIK 1	sheet 2 of 5
modified by: HB	8-26-2005 13:54
checked by: CHECKER	0-00-0000 00:00


(addresses 0x7FC03..0x7FFF)





(addresses 0x05003..0x0502F)




(addresses 0x00003..0x007FF)



(addresses 0x01003..0x0103F)















(addresses 0x03003..0x037FF)





A[18:1]  
 AM[5:0]

<b>VME64X-CHIP</b>	
<b>CR CSR INSTR</b>	
Version: <b>V1.0</b>	
HEPHY VIENNA ELEKTRONIK 1	sheet <b>3</b> of <b>5</b>
modified by <b>HB</b>	<b>8-26-2005 13:54</b>
checked by: <b>CHECKER</b>	<b>0-00-0000 00:00</b>



<b>VME64X-CHIP</b>	
<b>CR CSR INSTR</b>	
Version:	<b>V1.0</b>
HEPHY VIENNA ELEKTRONIK 1	sheet <b>4</b> of <b>5</b>
modified by: HB	8-26-2005 13:54
checked by: CHECKER	0-00-0000 00:00



# VME64X-CHIP

## CR\_CSR\_INSTR

Version: **V1.0**

HEPHY VIENNA  
ELEKTRONIK 1

sheet **5** of **5**






modified by: HB

8-26-2005 13:54

checked by: CHECKER

0-00-0000 00:00





<b>VME64X-CHIP</b>	
<b>DTACK_BERR</b>	
Version: <b>V1.1</b>	
HEPHY VIENNA ELEKTRONIK 1	sheet <b>1</b> of <b>1</b>
modified by: <b>HB</b>	<b>3-13-2007_14:47</b>
checked by: <b>CHECKER</b>	<b>0-00-0000_00:00</b>

NGA[4:0]



A[23:19]

AM[5:0]


GA\_INT[4:0]

NGEO\_ADDR\_OK


GEO\_ADDR\_OK



"geographical address"




"amnesia address = 0x1E"







<h1>VME64X-CHIP</h1>	
<h2>GEO_ADDR</h2>	
Version: <b>V2.1</b>	
HEPHY VIENNA ELEKTRONIK 1	sheet <b>1</b> of <b>1</b>
modified by <b>HB</b>	3-5-2007_13:00
checked by: <b>CHECKER</b>	0-00-0000_00:00





# AS Timing



# DS Timing



<h1>VME64X-CHIP</h1>	
<h2>TIMING</h2>	
Version:	V2.6
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by: HB	3-13-2007_14:41
checked by: CHECKER	0-00-0000_00:00



<b>VME64X-CHIP</b>	
<b>VME_IO</b>	
Version:	<b>V2.1</b>
HEPHY VIENNA ELEKTRONIK 1	sheet <b>1</b> of <b>1</b>
modified by: HB	3-28-2007_14:43
checked by: CHECKER	0-00-0000_00:00

```
-----□
--
-- LOGIC CORE: GTL-module vme64x interface chip logic  --□
-- MODULE NAME: cr  --□
-- INSTITUTION: Hephy Vienna  --□
-- DESIGNER: H. Bergauer  --□
--  --□
-- VERSION: V1.0  --□
-- DATE: 08 2005  --□
--  --□
-- FUNCTIONAL DESCRIPTION:  --□
-- configuration ROM for VME64x  --□
-- range: 0x03 - 0x7FF  --□
--  --□
-----□

LIBRARY ieee;□
USE ieee.std_logic_1164.ALL;□
LIBRARY lpm;□
USE lpm.lpm_components.ALL;□
□
ENTITY cr IS□
    PORT(□
        addr    : IN    STD_LOGIC_VECTOR(10 DOWNTO 2);□
        rd_en   : IN    STD_LOGIC;□
        data    : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0));□
END cr;□
□
ARCHITECTURE rtl OF cr IS□
BEGIN□
□
-- Configuration ROM für VME64x mit 512x8 bits  □
    cr_rom:lpm rom□
    GENERIC MAP    (LPM_WIDTH => 8,□
        LPM_WIDTHAD => 9,□
            LPM_OUTDATA => "UNREGISTERED",□
            LPM_ADDRESS_CONTROL => "UNREGISTERED",□
        LPM_FILE => "cr.mif")□
    PORT MAP    (address => addr, □
        memenab => rd_en,□
        q => data);□
□
END ARCHITECTURE rtl;□
```











```
-----□
--
-- LOGIC CORE: GTL-module vme64x interface chip logic  --□
-- MODULE NAME: cram  --□
-- INSTITUTION: Hephy Vienna  --□
-- DESIGNER: H. Bergauer  --□
--  --□
-- VERSION: V1.0  --□
-- DATE: 08 2005  --□
--  --□
-- FUNCTIONAL DESCRIPTION:  --□
-- configuration RAM 512x8 for VME64x  --□
-- range: 0x03003 - 0x037FF  --□
--  --□
-----□

LIBRARY ieee;□
USE ieee.std_logic_1164.ALL;□
LIBRARY lpm;□
USE lpm.lpm_components.ALL;□
□
ENTITY cram IS□
    PORT(□
        addr    : IN    STD_LOGIC_VECTOR(10 DOWNTO 2);□
        clk     : IN    STD_LOGIC;□
        ld_en   : IN    STD_LOGIC;□
        rd_en   : IN    STD_LOGIC;□
        data    : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0));□
END cram;□
□
ARCHITECTURE rtl OF cram IS□
BEGIN□
□
-- Configuration RAM für VME64x mit 512x8 bits  □
    config_ram: lpm_ram_io□
GENERIC MAP (LPM_WIDTH => 8,□
    LPM_WIDTHAD => 9,□
        LPM_INDATA => "REGISTERED",□
        LPM_OUTDATA => "UNREGISTERED",□
        LPM_ADDRESS_CONTROL => "REGISTERED")□
PORT MAP (address => addr, □
    inclock => clk,□
    we => ld_en,□
    outenab => rd_en,□
    dio => data);□
□
END ARCHITECTURE rtl;□
```

```

-----□
--
-- LOGIC CORE: GTL-module vme64x interface chip logic
-- MODULE NAME: csr_ext_ext
-- INSTITUTION: Hephy Vienna
-- DESIGNER: H. Bergauer
--
-- VERSION: V1.0
-- DATE: 08 2005
--
-- FUNCTIONAL DESCRIPTION:
-- control/status register
-- range: 0x7FC00 - 0x7FFFF
-- F0 => extended access A31-A25
-- F1 => extended access A31-A25
--
-----□

```

```

LIBRARY ieee;□
USE ieee.std_logic_1164.ALL;□
LIBRARY altera;□
USE altera.maxplus2.ALL;□
LIBRARY lpm;□
USE lpm.lpm_components.ALL;□
□

```

```

ENTITY csr_ext_ext IS□
    PORT(□
        clk : IN STD_LOGIC; □
        d : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0); □
        ga : IN STD_LOGIC_VECTOR(4 DOWNTO 0); □
        nsysres : IN STD_LOGIC; □
        nberr : IN STD_LOGIC; □
        geo_addr_ok : IN STD_LOGIC; □
        ld_ader0 : IN STD_LOGIC_VECTOR(3 DOWNTO 0); □
        ld_ader1 : IN STD_LOGIC_VECTOR(3 DOWNTO 0); □
        rd_ader0 : IN STD_LOGIC_VECTOR(3 DOWNTO 0); □
        rd_ader1 : IN STD_LOGIC_VECTOR(3 DOWNTO 0); □
        ld_bar : IN STD_LOGIC; □
        rd_bar : IN STD_LOGIC; □
        ld_bsr : IN STD_LOGIC; □
        ld_bcr : IN STD_LOGIC; □
        rd_bscr : IN STD_LOGIC; □
        reset_mode : INOUT STD_LOGIC; □
        mod_enabled : INOUT STD_LOGIC; □
        ader0_a : OUT STD_LOGIC_VECTOR(31 DOWNTO 25);□
        ader1_a : OUT STD_LOGIC_VECTOR(31 DOWNTO 25);□
        ader0_am : OUT STD_LOGIC_VECTOR(5 DOWNTO 0);□
        ader1_am : OUT STD_LOGIC_VECTOR(5 DOWNTO 0));□
END csr_ext_ext;□
□

```

```

ARCHITECTURE rtl OF csr_ext_ext IS□
    CONSTANT amnesia_addr: STD_LOGIC_VECTOR(4 DOWNTO 0) := "11110";□
    SIGNAL aclr: STD_LOGIC;□
    SIGNAL ader0_3_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL ader0_2_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL ader0_1_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL ader0_0_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL ader1_3_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL ader1_2_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL ader1_1_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL ader1_0_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL bsr_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL bcr_out: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL bscr_in: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL bar_in: STD_LOGIC_VECTOR(7 DOWNTO 0);□
    SIGNAL set_res_mode: STD_LOGIC;□
    SIGNAL dis_res_mode: STD_LOGIC;□
    SIGNAL en_module: STD_LOGIC;□
    SIGNAL dis_module: STD_LOGIC;□
    SIGNAL set_berr_flag: STD_LOGIC;□

```

```

    SIGNAL clr_berr_flag: STD_LOGIC;
    SIGNAL berr_flag: STD_LOGIC;
BEGIN
    aclr <= NOT nsysres;
    --
    -- base-address A31-A25
    ader0_a <= ader0_3_out(7 DOWNTO 1);
    ader0_am <= ader0_0_out(7 DOWNTO 2);
    --
    ader1_a <= ader1_3_out(7 DOWNTO 1);
    ader1_am <= ader1_0_out(7 DOWNTO 2);
    --
    -- *****
    -- load ader0_3 register
    ader0_3_load: lpm_ff
    GENERIC MAP (LPM_WIDTH => 8)
    PORT MAP (data => d,
             clock => clk,
             enable => ld_ader0(3),
             aclr => aclr,
             q => ader0_3_out);
    --
    -- load ader0_2 register
    ader0_2_load: lpm_ff
    GENERIC MAP (LPM_WIDTH => 8)
    PORT MAP (data => d,
             clock => clk,
             enable => ld_ader0(2),
             aclr => aclr,
             q => ader0_2_out);
    --
    -- load ader0_1 register
    ader0_1_load: lpm_ff
    GENERIC MAP (LPM_WIDTH => 8)
    PORT MAP (data => d,
             clock => clk,
             enable => ld_ader0(1),
             aclr => aclr,
             q => ader0_1_out);
    --
    -- load ader0_0 register
    ader0_0_load: lpm_ff
    GENERIC MAP (LPM_WIDTH => 8)
    PORT MAP (data => d,
             clock => clk,
             enable => ld_ader0(0),
             aclr => aclr,
             q => ader0_0_out);
    --
    -- read ader0_3 register
    ader0_3_read:
    FOR i IN 0 TO 7 GENERATE
        tri_ader0_3: tri
        PORT MAP(ader0_3_out(i),
                rd_ader0(3),
                d(i));
    END GENERATE ader0_3_read;
    --
    -- read ader0_2 register
    ader0_2_read:
    FOR i IN 0 TO 7 GENERATE
        tri_ader0_2: tri
        PORT MAP(ader0_2_out(i),
                rd_ader0(2),
                d(i));
    END GENERATE ader0_2_read;
    --
    -- read ader0_1 register
    ader0_1_read:

```

```

FOR i IN 0 TO 7 GENERATE
    tri_ader0_1: tri
    PORT MAP(ader0_1_out(i),
            rd_ader0(1),
            d(i));
END GENERATE ader0_1_read;

-- read ader0 0 register
ader0_0_read:
FOR i IN 0 TO 7 GENERATE
    tri_ader0_0: tri
    PORT MAP(ader0_0_out(i),
            rd_ader0(0),
            d(i));
END GENERATE ader0_0_read;

-- *****
-- load ader1_3 register
ader1_3_load: lpm_ff
GENERIC MAP (LPM_WIDTH => 8)
PORT MAP (data => d,
          clock => clk,
          enable => ld_ader1(3),
          aclr => aclr,
          q => ader1_3_out);

-- load ader1_2 register
ader1_2_load: lpm_ff
GENERIC MAP (LPM_WIDTH => 8)
PORT MAP (data => d,
          clock => clk,
          enable => ld_ader1(2),
          aclr => aclr,
          q => ader1_2_out);

-- load ader1_1 register
ader1_1_load: lpm_ff
GENERIC MAP (LPM_WIDTH => 8)
PORT MAP (data => d,
          clock => clk,
          enable => ld_ader1(1),
          aclr => aclr,
          q => ader1_1_out);

-- load ader1_0 register
ader1_0_load: lpm_ff
GENERIC MAP (LPM_WIDTH => 8)
PORT MAP (data => d,
          clock => clk,
          enable => ld_ader1(0),
          aclr => aclr,
          q => ader1_0_out);

-- read ader1_3 register
ader1_3_read:
FOR i IN 0 TO 7 GENERATE
    tri_ader1_3: tri
    PORT MAP(ader1_3_out(i),
            rd_ader1(3),
            d(i));
END GENERATE ader1_3_read;

-- read ader1_2 register
ader1_2_read:
FOR i IN 0 TO 7 GENERATE
    tri_ader1_2: tri
    PORT MAP(ader1_2_out(i),
            rd_ader1(2),
            d(i));

```

```

END GENERATE ader1_2_read;
-- read ader1_1 register
  ader1_1_read:
  FOR i IN 0 TO 7 GENERATE
    tri_ader1_1: tri
      PORT MAP(ader1_1_out(i),
        rd ader1(1),
        d(i));
  END GENERATE ader1_1_read;
-- read ader1_0 register
  ader1_0_read:
  FOR i IN 0 TO 7 GENERATE
    tri_ader1_0: tri
      PORT MAP(ader1_0_out(i),
        rd ader1(0),
        d(i));
  END GENERATE ader1_0_read;
-- *****
-- load bit set register
  bsr_load: lpm_ff
  GENERIC MAP (LPM_WIDTH => 8)
  PORT MAP (data => d,
    clock => clk,
    enable => ld_bsr,
    aclr => aclr,
    q => bsr_out);
  set_res_mode <= bsr_out(7);
  en_module <= bsr_out(4);
  set_berr_flag <= bsr_out(3);
-- load bit clear register
  bcr_load: lpm_ff
  GENERIC MAP (LPM_WIDTH => 8)
  PORT MAP (data => d,
    clock => clk,
    enable => ld_bcr,
    aclr => aclr,
    q => bcr_out);
  dis_res_mode <= bcr_out(7);
  dis_module <= bcr_out(4);
  clr_berr_flag <= bcr_out(3);
-- *****
-- setting and clearing bits of BSR and BCR
PROCESS (set_res_mode, dis_res_mode, en_module, dis_module, set_berr_flag, clr_berr_flag,
BEGIN
  IF set_res_mode='1' THEN
    reset_mode <= '1';
  ELSIF (set_res_mode='0' AND dis_res_mode='1') OR nsysres='0' THEN
    reset_mode <= '0';
  END IF;
  IF en_module='1' OR nsysres='0' THEN
    mod_enabled <= '1';
  ELSIF (en_module='0' AND dis_module='1' AND nsysres='1') THEN
    mod_enabled <= '0';
  END IF;
  IF en_module='1' THEN
    mod_enabled <= '1';
  ELSIF (en_module='0' AND dis_module='1') OR nsysres='0' THEN
    mod_enabled <= '0';
  END IF;
-- set berr_flag if a BERR is generated on board or set_berr_flag='1'??

```

```

-- clear berr_flag if a SYSRES is generated or clr_berr_flag='1' (and set_berr_flag='0')
-- see VME64x-specification Rule 10.16
[]
    IF set_berr_flag='1' OR nberr='0' THEN[]
        berr_flag <= '1';[]
    ELSIF (set_berr_flag='0' AND clr_berr_flag='1') OR nsysres='0' THEN[]
        berr_flag <= '0';[]
    END IF;[]
END PROCESS;[]
[]
-- *****
bscr_in <= reset_mode & '0' & '0' & mod_enabled & berr_flag & '0' & '0' & '0'; []
[]
-- read bit set/clear register
bscr_read:[]
FOR i IN 0 TO 7 GENERATE[]
    tri_bscr: tri[]
    PORT MAP(bscr_in(i),[]
        rd_bscr,[]
        d(i));[]
END GENERATE bscr_read;[]
[]
-- *****
-- setting BAR with GA or amnesia address
[]
PROCESS (geo_addr_ok, ga)[]
BEGIN[]
    IF geo_addr_ok = '1' THEN[]
        bar_in(7 DOWNT0 3) <= ga(4 DOWNT0 0); []
        bar_in(2 DOWNT0 0) <= "000"; []
    ELSE[]
        bar_in <= amnesia_addr & '0' & '0' & '0'; []
    END IF;[]
END PROCESS;[]
[]
-- read base address register
bar_read:[]
FOR i IN 0 TO 7 GENERATE[]
    tri_bar: tri[]
    PORT MAP(bar_in(i),[]
        rd_bar,[]
        d(i));[]
END GENERATE bar_read;[]
[]
END ARCHITECTURE rtl;[]

```







```

-- *****
-- Specify values for addresses of User Configuration ROM for VME64x of TCS-9u-cards
-- Only every forth address is used. D08_0 = 1 and A01 = 1.
-- USER_CR range for chip_id, version and SN (VME64x): 0x001003-0x00102B
-- chip_id: 0x00015011 => 0 for card_nr, card_nr comes in hardware from S31-S28!!!!
-- see user_cr.vhd V2.1 !!!
-- version: 0x00001012
-- *****

DEPTH = 16;      % Memory depth and width are required      %
WIDTH = 8;       % Enter a decimal number                    %

ADDRESS_RADIX = HEX;  % Address and value radixes are required      %
DATA_RADIX = HEX;    % Enter BIN, DEC, HEX, OCT, or UNS; unless      %
                   % otherwise specified, radixes = HEX      %

-- used address-bits
-- A05 A04 A03 A02

CONTENT
BEGIN
0          : 00; -- chip_id-register 3 (MSB) [USER_CR address = 0x001003]
1          : 01; -- chip_id-register 2 [USER_CR address = 0x001007]
2          : 50; -- chip_id-register 1 [USER_CR address = 0x00100B]
3          : 11; -- chip_id-register 0 [USER_CR address = 0x00100F]

4          : 00; -- version-register 3 (MSB) [USER_CR address = 0x001013]
5          : 00; -- version-register 2 [USER_CR address = 0x001017]
6          : 10; -- version-register 1 [USER_CR address = 0x00101B]
7          : 12; -- version-register 0 [USER_CR address = 0x00101F]

8          : 54; -- serial number byte 3 (MSB), ASCII "T" [SN address = 0x001023]
9          : 43; -- serial number byte 2, ASCII "C" [SN address = 0x001027]
A          : 53; -- serial number byte 1, ASCII "S" [SN address = 0x00102B]

[B..F]    : 00; -- not used! [CR address = 0x00102F-0x00103F]

END;
```

```

-----
--
-- LOGIC CORE: GT-module vme64x interface chip logic      --
-- MODULE NAME: addr_cnt_reg                               --
-- INSTITUTION: Hephy Vienna                             --
-- DESIGNER: H. Bergauer                                  --
--
-- VERSION: V1.0                                          --
-- DATE: 03 2007                                         --
--
-- FUNCTIONAL DESCRIPTION:                                --
-- addresses counter for BLT and register for ADDR and AM --
--
-----
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
LIBRARY lpm;
USE lpm.lpm_components.ALL;

ENTITY addr_cnt_reg IS
    PORT(
        clk_cnt : IN    STD_LOGIC;
        cnt_en  : IN    STD_LOGIC;
        aload   : IN    STD_LOGIC;
        d16_eo  : IN    STD_LOGIC;
        d32_eo  : IN    STD_LOGIC;
        clk_reg : IN    STD_LOGIC;
        a       : IN    STD_LOGIC_VECTOR(24 DOWNTO 1);
        am      : IN    STD_LOGIC_VECTOR(5 DOWNTO 0);
        a_i     : OUT   STD_LOGIC_VECTOR(24 DOWNTO 1);
        am_i    : OUT   STD_LOGIC_VECTOR(5 DOWNTO 0));
END addr_cnt_reg;

ARCHITECTURE rtl OF addr_cnt_reg IS
    SIGNAL a_reg_int : std_logic_vector(24 downto 1);
    SIGNAL a_cnt_d16 : std_logic_vector(10 downto 1);
    SIGNAL a_cnt_d32 : std_logic_vector(11 downto 2);
    SIGNAL blt_sel   : std_logic_vector(2 downto 0);
    SIGNAL d_reg_in  : std_logic_vector(1 downto 0);
    SIGNAL d_reg     : std_logic_vector(1 downto 0);
    SIGNAL naload    : std_logic;
BEGIN
    -- register for freezing d16_eo and d32_eo with aload
    naload <= NOT aload;

    d_reg_in <= d16_eo & d32_eo;

    inst_d_reg: lpm_ff

```

```

    GENERIC MAP    (LPM_WIDTH => 2)
    PORT MAP      (data => d_reg_in,
                  clock => naload,
                  q => d_reg);

blt_sel <= cnt_en & d_reg;

-- register for address modifier
inst_am_reg: lpm_ff
    GENERIC MAP    (LPM_WIDTH => 6)
    PORT MAP      (data => am,
                  clock => clk_reg,
                  q => am_i);

-- register for addresses
inst_addr_reg: lpm_ff
    GENERIC MAP    (LPM_WIDTH => 24)
    PORT MAP      (data => a,
                  clock => clk_reg,
                  q => a_reg_int);

inst_cnt_d16: lpm_counter
    GENERIC MAP(LPM_WIDTH => 10,
               LPM_TYPE => "LPM_COUNTER")
    PORT MAP(data => a(10 DOWNTO 1),
            clock => clk_cnt,
            cnt_en => cnt_en,
            aload => aload,
            q => a_cnt_d16);

inst_cnt_d32: lpm_counter
    GENERIC MAP(LPM_WIDTH => 10,
               LPM_TYPE => "LPM_COUNTER")
    PORT MAP(data => a(11 DOWNTO 2),
            clock => clk_cnt,
            cnt_en => cnt_en,
            aload => aload,
            q => a_cnt_d32);

WITH blt_sel SELECT
    a_i <=
        a_reg_int(24 DOWNTO 1)           WHEN "000",
        a_reg_int(24 DOWNTO 11) & a_cnt_d16  WHEN "110",
        a_reg_int(24 DOWNTO 12) & a_cnt_d32 & '0' WHEN "101",
        a_reg_int(24 DOWNTO 1)           WHEN OTHERS;

END ARCHITECTURE rtl;

```

```

-----
--
-- LOGIC CORE: GTL-module vme64x interface chip logic      --
-- MODULE NAME: addr_in_latch                               --
-- INSTITUTION: Hephy Vienna                               --
-- DESIGNER: H. Bergauer                                   --
--
-- VERSION: V1.0                                           --
-- DATE: 02 2007                                           --
--
-- FUNCTIONAL DESCRIPTION:                                  --
-- input latch for addresses and address modifier          --
--
-----

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
LIBRARY lpm;
USE lpm.lpm_components.ALL;

ENTITY addr_in_latch IS
    PORT(
        gate    : IN    STD_LOGIC;
        a       : IN    STD_LOGIC_VECTOR(31 DOWNTO 1);
        am      : IN    STD_LOGIC_VECTOR(5 DOWNTO 0);
        a_in    : OUT   STD_LOGIC_VECTOR(31 DOWNTO 1);
        am_in   : OUT   STD_LOGIC_VECTOR(5 DOWNTO 0));
END addr_in_latch;

ARCHITECTURE rtl OF addr_in_latch IS
BEGIN

-- input register for addresses
    addr_latch: lpm_latch
    GENERIC MAP    (LPM_WIDTH => 31)
    PORT MAP      (data => a,
        gate => gate,
        q => a_in);

-- input register for address modifier
    am_latch: lpm_latch
    GENERIC MAP    (LPM_WIDTH => 6)
    PORT MAP      (data => am,
        gate => gate,
        q => am_in);

END ARCHITECTURE rtl;

```