

Declarations**Ports:**

```

ADDR          : std_logic_VECTOR(19 DOWNT0 1)
BCNT          : std_logic_vector(11 DOWNT0 0)
BCNTRES      : std_logic
BCNTSTR      : std_logic
BRCST        : std_logic_vector(7 DOWNT0 2)
BRCSTSTR1    : std_logic
BRCSTSTR2    : std_logic
CLK_FB       : std_logic
CLK_LOCAL    : std_logic
CLOCK40      : std_logic
CLOCK40DES1  : std_logic
CLOCK40DES2  : std_logic
CLOCKL1ACCEPT : std_logic
DBERRSTR     : std_logic
DOUT         : std_logic_vector(7 DOWNT0 0)
DOUT_STR     : std_logic
DQ           : std_logic_vector(3 DOWNT0 0)
DTTF_MODE   : std_logic
EN_TIM      : std_logic
EVCNTHSTR   : std_logic
EVCNTLSTR   : std_logic
EVCNTRES    : std_logic
INACTIVE    : std_logic
L1ACCEPT    : std_logic
L1A_X       : std_logic
ORBIT_X     : std_logic
RESET_DCM_TIM : std_logic
RESET_TIM   : std_logic
SEL_TTCLK   : std_logic
SERIAL_B_CHAN : std_logic
SINERRSTR   : std_logic
SUBADDR     : std_logic_vector(7 DOWNT0 0)
TIMFDL_H    : std_logic_vector(15 DOWNT0 8)
TIMGTFE1    : std_logic
TIMTCS_H    : std_logic_vector(15 DOWNT0 8)
TTCREADY    : std_logic
WR_TIM      : std_logic
BX          : std_logic_vector(11 DOWNT0 0)
CLK0_FOR_FB : std_ulogic
CLK_LOCKED  : std_logic
CLK_TIM     : std_ulogic
CLK_TIM_LEMO : std_ulogic
L1A_LED     : std_logic
L_BCRES    : std_logic_vector(9 DOWNT0 1)
L_L1A     : std_logic_vector(9 DOWNT0 1)
L_RESET    : std_logic_vector(9 DOWNT0 1)
NBERR_TIM  : std_logic := '1'
NDTACK_TIM : std_logic REGISTER := '1'
NEN_CHLINK : std_logic
NEN_RO_BUS_T : std_logic
NEN_TIMFDL : std_logic_vector(1 DOWNT0 0)
NEN_TIMTCS : std_logic_vector(1 DOWNT0 0)
NIRQ_FR_TIM : std_logic
NL_EN      : std_logic_vector(9 DOWNT0 1)
NR_EN      : std_logic_vector(8 DOWNT0 1)
RDRQST_T   : std_logic
RESET_B     : std_logic
RO_CLK     : std_logic
RO_DAT     : std_logic_vector(27 DOWNT0 0)
R_BCRES    : std_logic_vector(8 DOWNT0 1)
R_L1A     : std_logic_vector(8 DOWNT0 1)
~ ~ ~ ~ ~

```


Package List

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE IEEE.VITAL_Timing.all;
LIBRARY STD;
USE STD.TEXTIO.all;
LIBRARY unisim;
USE unisim.VPKG.all;
LIBRARY rop_chip_lib;
USE rop_chip_lib.all;
LIBRARY tim_chip_lib;
USE tim_chip_lib.all;





```

HEPHY Vienna		Project:	tim_chip
		tim_chip for TIM6UV2 board	
Title:	TIM_CHIP		
Path:	tim_chip_lib/tim_chip/struct		
Edited:	by taurok on 26 Mär 2007		




TTCrx interface

Channel Link




Check L1A, BCRes



Status Encoder

RO_CMD_REG (8) = EN_BC_CHECK
 (compares ext.BCRES and end_of_orbit)
 RO_CMD_REG (7) = EN_TTC_CHECK
 (checks ttcx_dberr, ttc_ready)


CMD_REG (15:14) = tim_stat
 00 = disconnected
 10 = ready
 01 = busy
 11 = disconnected



**Outputs to TCS/GTFE disabled;
outputs to FDL enabled to send status for TCS
inputs from all enabled.**

**Backplane
Signals**

TIM-TCS,FDL,GTFE



```

R_RESET      : std_logic_vector(8 DOWNTO 1)
STROB       : std_logic_vector(2 DOWNTO 0)
TEST_T1     : std_logic
TEST_T2     : std_logic
TEST_T3     : std_logic
TEST_T4     : std_logic
TIMFDL_L    : std_logic_vector(7 DOWNTO 0)
TIMGTFE0    : std_logic
TIMTCS_L    : std_logic_vector(7 DOWNTO 0)
TTC_ERR     : std_logic
VDATA      : std_logic_vector(15 DOWNTO 0)

```

Diagram Signals:

```

SIGNAL BCNTRES_TTC : std_logic
SIGNAL CLK0        : std_ulogic      := '0'
SIGNAL CLK180     : std_ulogic      := '0'
SIGNAL CLKIN      : std_logic
SIGNAL L1AX       : std_logic
SIGNAL LOCKED     : std_logic
SIGNAL ORBITX     : std_logic
SIGNAL bc_err_p   : std_logic
SIGNAL bc_errors  : std_logic_vector(15 DOWNTO 0)
SIGNAL bc_tab_vme : std_logic_vector(15 DOWNTO 0)
SIGNAL bcnt_ttc   : std_logic_vector(11 DOWNTO 0)
SIGNAL bcr2tim_rop : std_logic
SIGNAL bcr_err    : std_logic
SIGNAL bcrës2cntr : std_logic
SIGNAL bcres_bccntr : std_logic
SIGNAL bcres_flag : std_logic
SIGNAL bcres_l     : std_logic_vector(9 DOWNTO 1)
SIGNAL bcres_lemo : std_logic
SIGNAL bcres_lemo_tcs : std_logic
SIGNAL bcres_pan  : std_logic
SIGNAL bcres_r    : std_logic_vector(9 DOWNTO 1)
SIGNAL bcres_ttc  : std_logic
SIGNAL berr       : std_logic
SIGNAL bgo_period : std_logic_vector(15 DOWNTO 0)
SIGNAL br_cst     : std_logic_vector(7 DOWNTO 2)
SIGNAL brçst_str1 : std_logic
SIGNAL chip_idh   : std_logic_vector(15 DOWNTO 0)
SIGNAL chip_idl   : std_logic_vector(15 DOWNTO 0)
SIGNAL chip_versh : std_logic_vector(15 DOWNTO 0)
SIGNAL chip_versl : std_logic_vector(15 DOWNTO 0)
SIGNAL clk40      : std_logic
SIGNAL clkfb      : STD_ULOGIC
SIGNAL clr        : std_logic
SIGNAL cmd_pulse  : std_logic_vector(15 DOWNTO 0)
SIGNAL cmd_reg    : std_logic_vector(15 DOWNTO 0)
SIGNAL day_month  : std_logic_vector(15 DOWNTO 0)
SIGNAL dbeRr_str  : std_logic
SIGNAL dis_boards : std_logic_vector(15 DOWNTO 0)
SIGNAL dis_vdoo   : std_logic
SIGNAL dly_crate_ecl : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_crate_ttc : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l1     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l1a_tcs : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l2     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l3     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l4     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l5     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l6     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l7     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l8     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_l9     : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_pan    : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_rl     : std_logic_vector(15 DOWNTO 0)

```

```

TimingChecksOn = true (boolean)
InstancePath   = "" (string)
Xon            = true (boolean)
MsgOn         = false (boolean)
thold_PSEN_PSCLK_negedge_posedge = 0.000 ns (VitalDelayType)
thold_PSEN_PSCLK_posedge_posedge = 0.000 ns (VitalDelayType)
thold_PSINCDEC_PSCLK_negedge_posedge = 0.000 ns (VitalDelayType)
thold_PSINCDEC_PSCLK_posedge_posedge = 0.000 ns (VitalDelayType)
tipd_CLKFB    = (0.000 ns, 0.000 ns) (VitalDelayType01)
tipd_CLKIN    = (0.000 ns, 0.000 ns) (VitalDelayType01)
tipd_DSSEN    = (0.000 ns, 0.000 ns) (VitalDelayType01)
tipd_PSCLK    = (0.000 ns, 0.000 ns) (VitalDelayType01)
tipd_PSEN     = (0.000 ns, 0.000 ns) (VitalDelayType01)
tipd_PSINCDEC = (0.000 ns, 0.000 ns) (VitalDelayType01)
tipd_RST      = (0.000 ns, 0.000 ns) (VitalDelayType01)
tpd_CLKIN_LOCKED = (0.000 ns, 0.000 ns) (VitalDelayType01)
tpd_PSCLK_PSDONE = (0.000 ns, 0.000 ns) (VitalDelayType01)
tperiod_CLKIN_POSEDGE = 0.000 ns (VitalDelayType)
tperiod_PSCLK_POSEDGE = 0.000 ns (VitalDelayType)
tpw_CLKIN_negedge = 0.000 ns (VitalDelayType)
tpw_CLKIN_posedge = 0.000 ns (VitalDelayType)
tpw_PSCLK_negedge = 0.000 ns (VitalDelayType)
tpw_PSCLK_posedge = 0.000 ns (VitalDelayType)
tpw_RST_posedge = 0.000 ns (VitalDelayType)
tsetup_PSEN_PSCLK_negedge_posedge = 0.000 ns (VitalDelayType)
tsetup_PSEN_PSCLK_posedge_posedge = 0.000 ns (VitalDelayType)
tsetup_PSINCDEC_PSCLK_negedge_posedge = 0.000 ns (VitalDelayType)
tsetup_PSINCDEC_PSCLK_posedge_posedge = 0.000 ns (VitalDelayType)
CLKDV_DIVIDE = 2.0 (real)
CLKFX_DIVIDE = 1 (integer)
CLKFX_MULTIPLY = 4 (integer)
CLKIN_DIVIDE_BY_2 = false (boolean)
CLKIN_PERIOD = 0.0 (real)
CLKOUT_PHASE_SHIFT = "NONE" (string)
CLK_FEEDBACK = "1X" (string)
DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS" (string)
DFS_FREQUENCY_MODE = "LOW" (string)
DLL_FREQUENCY_MODE = "LOW" (string)
DSS_MODE = "NONE" (string)
DUTY_CYCLE_CORRECTION = true (boolean)
FACTORY_JF = "X"C080" (bit_vector)
MAXPERCLKIN = 1000000 ps (time)
MAXPERPSCCLK = 100000000 ps (time)
PHASE_SHIFT = 0 (integer)
SIM_CLKIN_CYCLE_JITTER = 300 ps (time)
SIM_CLKIN_PERIOD_JITTER = 1000 ps (time)
STARTUP_WAIT = false (boolean)


```

DCM & CLOCK


We could also take clock_dcm from psb_lib or clock_module from common_lib.

IBUFG and IBUF are placed on uppermost hierarchy.

CLKFB not used, maybe later.
==> to unused



ECL-Lemo +TTC



==> Signal Merger

Crate Delay with pulse shaping

to Signal Merger
bcre concurrently
with per_bgo()

PERIODIC SIGNALS

--simulated 11nov05
--23.2.06: bc_table_tim7


lock=1 BcTable output=0
to TP

VME regs

from Signal Merger

DIS_ROBUS

**SIGNAL MERGER
==> RO-BUS**



RO bus



STROBE(1) = 0 in both working modes
==> Precision removed OUTFF

run_ff to status register

LEDs


```

eb2
2
-- Front Panel Signals
l1a_pan <= l1a_r(9);
bcrec_pan <= bcrec_r(9);
reset_pan <= reset_r(9);
    
```





```






SIGNAL dly_r2      : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_r3      : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_r4      : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_r5      : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_r6      : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_r7      : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_r8      : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_tcs_ecl : std_logic_vector(15 DOWNTO 0)
SIGNAL dly_tim     : std_logic_vector(15 DOWNTO 0)
SIGNAL dtack       : std_logic
SIGNAL dttf_board  : std_logic
SIGNAL dttfmodee   : std_logic
SIGNAL dummy_fdl_tcs : std_logic
SIGNAL en_bc_tab   : std_logic
SIGNAL en_ch_link   : std_logic
SIGNAL en_vdoo     : std_logic
SIGNAL en_d_of_orbit : std_logic
SIGNAL evcntres_ttc : std_logic
SIGNAL evres_ttc   : std_logic
SIGNAL fdl2tim     : std_logic_vector(7 DOWNTO 0)
SIGNAL gnd_1       : std_logic
SIGNAL ground      : std_logic
SIGNAL gtfe2tim    : std_logic
SIGNAL gtfe_ready  : std_logic
SIGNAL gts         : std_ulogic
SIGNAL high        : std_logic
SIGNAL irq         : std_logic
SIGNAL junk        : std_logic
SIGNAL ll_reset_to_tim : std_logic
SIGNAL ll_a2tim_rop : std_logic
SIGNAL ll_a_bctable : std_logic
SIGNAL ll_a_err     : std_logic
SIGNAL ll_a_errors  : std_logic_vector(15 DOWNTO 0)
SIGNAL ll_a_from_tcs : std_logic
SIGNAL ll_a_from_ttc : std_logic
SIGNAL ll_a_l       : std_logic_vector(9 DOWNTO 1)
SIGNAL ll_a_lemo    : std_logic
SIGNAL ll_a_pan     : std_logic
SIGNAL ll_a_r       : std_logic_vector(9 DOWNTO 1)
SIGNAL ll_a_tcs_dlyed : std_logic
SIGNAL ll_a_to_Ied  : std_logic
SIGNAL ll_a_ttc     : std_logic
SIGNAL last_max_bcnr : std_logic_vector(15 DOWNTO 0)
SIGNAL lock_bgo     : std_logic
SIGNAL lock_lla     : std_logic
SIGNAL lock_with_clk : std_ulogic
SIGNAL max_5c_nr    : std_logic_vector(15 DOWNTO 0)
SIGNAL nclk40       : std_logic
SIGNAL nreset_ttc   : std_logic
SIGNAL per_bgo      : std_logic_vector(4 DOWNTO 0)
SIGNAL rd_00_1e     : std_logic_vector(15 DOWNTO 0)
SIGNAL rd_20_3e     : std_logic_vector(15 DOWNTO 0)
SIGNAL rd_40_5e     : std_logic_vector(15 DOWNTO 0)
SIGNAL rd_60_6e     : std_logic_vector(7 DOWNTO 0)
SIGNAL rd_bc_tab    : std_logic
SIGNAL res_evnr_to_tim : std_logic
SIGNAL reset_l      : std_logic_vector(9 DOWNTO 1)
SIGNAL reset_pan    : std_logic
SIGNAL reset_r      : std_logic_vector(9 DOWNTO 1)
SIGNAL ro_cmd_reg   : std_logic_vector(15 DOWNTO 0)
SIGNAL ro_rdrqst    : std_logic
SIGNAL ro_strobe     : std_logic_vector(2 DOWNTO 0)
SIGNAL robus        : std_logic_vector(11 DOWNTO 0)
SIGNAL rodat        : std_logic_vector(27 DOWNTO 0)
SIGNAL rop_error     : std_logic
    
```




UNUSED SIGNALS




VME INTERFACE




IOBUF:
T= 1: IO=Z, O=X vme writing or inactive
T= 0: IO=1, O=1 vme read




Frame Declarations



BIDIRECTIONAL VME DATA BUS



SIGNAL MERGER ==> BOARDS



```
SIGNAL rop_fifo_empty : std_logic
SIGNAL rop_fifo_warn  : std_logic
SIGNAL rst             : STD_ULOGIC
SIGNAL run_ff         : std_logic
SIGNAL sinerr_str     : std_logic
SIGNAL sm_status      : std_logic_vector(15 DOWNTO 0)
SIGNAL status_reg     : std_logic_vector(15 DOWNTO 0)
SIGNAL tcs2tim        : std_logic_vector(7 DOWNTO 0)
SIGNAL tcs_bgo        : std_logic_vector(4 DOWNTO 0)
SIGNAL test           : std_logic_vector(15 DOWNTO 0)
SIGNAL testmask1     : std_logic_vector(15 DOWNTO 0)
SIGNAL testmask2     : std_logic_vector(15 DOWNTO 0)
SIGNAL testmask3     : std_logic_vector(15 DOWNTO 0)
SIGNAL testmask4     : std_logic_vector(15 DOWNTO 0)
SIGNAL tim2fdl       : std_logic_vector(7 DOWNTO 0)
SIGNAL tim2gtfe      : std_logic
SIGNAL tim2tcs       : std_logic_vector(7 DOWNTO 0)
SIGNAL tim_status    : std_logic_vector(3 DOWNTO 0)
SIGNAL tp_inc_bcerr  : std_logic
SIGNAL tp_inc_ttcx_err : std_logic
SIGNAL tpp1          : std_logic
SIGNAL tpp2          : std_logic
SIGNAL tpp3          : std_logic
SIGNAL tpp4          : std_logic
SIGNAL trig_period   : std_logic_vector(15 DOWNTO 0)
SIGNAL ttc_bgo       : std_logic_vector(4 DOWNTO 0)
SIGNAL ttc_err_led   : std_logic
SIGNAL ttc_rdy       : std_logic
SIGNAL ttcx_dberr    : std_logic
SIGNAL ttcx_err      : std_logic
SIGNAL ttcx_errors   : std_logic_vector(15 DOWNTO 0)
SIGNAL unused        : std_logic_vector(15 DOWNTO 0)
SIGNAL unused_a      : std_logic_vector(15 DOWNTO 0)
SIGNAL vdii          : std_logic_VECTOR(15 DOWNTO 0)
SIGNAL vdin          : std_logic_VECTOR(15 DOWNTO 0)
SIGNAL vdoo          : std_logic_VECTOR(15 DOWNTO 0)
SIGNAL vdout         : std_logic_vector(15 DOWNTO 0)
SIGNAL vme_addr      : std_logic_VECTOR(19 DOWNTO 1)
SIGNAL vme_adresse   : std_logic_vector(19 DOWNTO 0)
SIGNAL vme_en        : std_logic
SIGNAL vme_en1       : std_logic
SIGNAL vme_en2       : std_logic
SIGNAL vme_en3       : std_logic
SIGNAL vme_enn       : std_logic
SIGNAL vme_wr        : std_logic
SIGNAL wr_00_1e      : std_logic_vector(15 DOWNTO 0)
SIGNAL wr_20_3e      : std_logic_vector(15 DOWNTO 0)
SIGNAL wr_40_4e      : std_logic_vector(7 DOWNTO 0)
SIGNAL yyear         : std_logic_vector(15 DOWNTO 0)
```

INFO page

tim_chip versions:

V1016: 26.3.07: vme_reg: read-mux with elsif, ..50=tim_status, ..52=sm_status,
 readback cmd_pulse_reg, rop changed,
 V1015: 24.1.07: Precision: FrontEnd_2004 Option selected --> seems to work better
 testmask4(9) ..rd_20_3e(12)=read status_reg
 tim_vme_reg_v1015, new status_reg bits
 V1014: 23.1.07: tim_vme_regs without CASE code; table code used to get correct multiplexer
 V1013: 19.1.07: vme_en...with old circuit from V1010
 V1012: 16.1.07: RESET_TIM as low active expected ==> no inverter ==> nreset_ttc
 V1011: 2.1.07: Version for GT: special delays for TCS board!!
 BCRES_FLAG, ev_res by vme_cmd_pulse again,
 tim_status: without L1A_ttc&tcs comparison

tim_chip_v7 versions:

V1010: 23.11.06: new circuit for TIM_LOCKED
 V1009: 12.10.06 : tp3, tp4 changed
 ev_res selection simplified,
 V1008: 20.09.06: send robus, BRES, L1A ... with inverted clk40
 V1007: 21.04.06: reset_ttcx inverted==> low active RESET_B

V1006: tim_chip version is deleted!!

INFO page

ROCMD_REG
 15-12: not used
 11: RO_LINK_ON
 10-9: not used
 8: EN_BC_CHECK
 7: EN_TTC_CHECK
 6-0: not used

COMMAND_REG
 15-14: TIMSTATUS: 00=disconn,10=rdy
 01=busy, 11=disconn
 13: not used
 12: not used
 11: DIS_BOARD_L9
 10: DIS_RO_BUS
 9-8: SEL_EVRES: 00=vme, 01=ttc,
 10=bgo, 11=inhibit
 7-6:SEL_BGO: 00=vme, 01=ttc
 10=periodic, 11=tcs
 5-4: SEL_BCRES: 000=vme, 001=ttc
 010=lemo, 011=periodic
 others=inhibit
 3-0: SEL_L1A: 000=vme, 001=ttc
 010=lemo, 011=periodic
 100=tcs, others=inhibit

```
-- Assign debug output signals
s_debug(0) <= or_wdtk;
s_debug(1) <= dtck_wff;
s_debug(2) <= or_rdtck;
s_debug(3) <= dtck_rff;
s_debug(4) <= dtck_rff2;
s_debug(5) <= vme_reg;
s_debug(6) <= vme_rd;
s_debug(7) <= addr_60_6e;
```

L1Reset clears error flags for TIM_status, not VME regs and err counters

tcs2tim(7) = l1a_tcs //original pulse

```
-- robus 6: STOP_RUN
-- robus 5: START_RUN
-- robus 4: RES_ORBITNR
-- robus 3: HARD_RES
-- robus 2: PRIVATE_ORBIT
-- robus 1: PRIVATE_GAP
-- robus 0: TEST_EN
```

TEST_T1

TEST_T2

bcrestpan
 l1a_bctable
 evcntres_ttc
 bcrest2cntr

l1a_pan
 l1a_lemo
 l1a_ttc
 bcrestbccntr

bit 15

ORBITX
 BCNTRES_TTC
 l1a_from_tcs
 vme_en

bcrestlemo
 bcrest_ttc
 l1a_tcs_dlyed
 vme_wr

bit 11

V1011: new

tp_inc_bcerr
 bcrestlemo_tcs
 reset_r(3) : (9:1)
 reset_r(2) : (9:1)

l1_reset_to_tim
 tp_inc_ttcx_err
 l1a_l(3) : (9:1)
 l1a_l(2) : (9:1)

bit 7

reset_r(1) : (9:1)
 bcrest_r(3) : (9:1)
 bcrest_r(2) : (9:1)
 bcrest_r(1) : (9:1)

l1a_l(1) : (9:1)
 l1a_r(3) : (9:1)
 l1a_r(2) : (9:1)
 l1a_r(1) : (9:1)

bit 3

TEST_T3

TEST_T4

reset_pan
 ttc_rdy
 tcs2tim(7) : (7:0)
 l1a_to_led

clk40
 dttf_board
 nreset_ttc
 l1a_bctable

bit 15

bit 11

dtack
 wr_40_4e(2) : (7:0)
 wr_20_3e(1) : (15:0)
 wr_00_1e(0) : (15:0)

rd_60_6e(3) : (7:0)
 rd_40_5e(2) : (15:0)
 rd_20_3e(12) : (15:0)
 rd_00_1e(0) : (15:0)

bit 7

bit 3

end_of_orbit
 robus(6) : (11:0)
 robus(5) : (11:0)
 robus(4) : (11:0)



lock_bgo
 lock_l1a
 en_bc_tab
 ro_rdrqst

robus(3) : (11:0)
 robus(2) : (11:0)
 robus(1) : (11:0)
 robus(0) : (11:0)

tcs2tim(3) : (7:0)
 tcs2tim(2) : (7:0)
 tcs2tim(1) : (7:0)
 tcs2tim(0) : (7:0)

**T1,2 to Front Panel
T3,4 on board**

T1 (was bcrs_pan)
T2 (was reset_pan)
T3 (was l1a_pan)
T4 (new)



TEST POINTS