

Declarations**Ports:**

```

A_BEAM          : std_logic_vector(1 DOWNT0 0)
BCRES_FROM_TIM : std_logic
CLK80_TO_TCS   : std_logic
CLK_FBIN_TCS   : std_logic
CLK_TO_TCS     : std_logic
EN_TCS        : std_logic
F3124         : std_logic_vector(31 DOWNT0 0)
FASTIN        : std_logic_vector(81 DOWNT0 0)
FASTIN_CYC    : std_logic
FDLTCS_L      : std_logic_vector(1 DOWNT0 0)
FDLUTCS_L     : std_logic_vector(1 DOWNT0 0)
FIN_OR        : std_logic_vector(15 DOWNT0 0)
ID            : std_logic_vector(2 DOWNT0 0)
INACTIVE      : std_logic
L1A_FROM_TIM  : std_logic
L1RES_FROM_TIM : std_logic
RESET_TCS_CHIP : std_logic
SW_DISPLAY    : std_logic
TECH_TRIG     : std_logic_vector(15 DOWNT0 0)
TIMTCS_L     : std_logic_vector(7 DOWNT0 0)
VA_I         : std_logic_vector(19 DOWNT0 1)
WR_TCS       : std_logic
BCD0         : std_logic_vector(3 DOWNT0 0)
BCD1         : std_logic_vector(3 DOWNT0 0)
CLK_FBOU_TCS : std_logic
CLK_LOCKED_TCS : std_logic
DAQ_BCD      : std_logic_vector(3 DOWNT0 0)
EVM_CLK      : std_logic
EVM_D        : std_logic_vector(27 DOWNT0 0)
FDLTCS_H     : std_logic_vector(1 DOWNT0 0)
FDLUTCS_H    : std_logic_vector(1 DOWNT0 0)
GCLK0S       : std_ulogic
IRQ_X        : std_logic
JUNK_UNUSED  : std_logic
LUM          : std_logic_vector(3 DOWNT0 0)
MON_F3124    : std_logic_vector(31 DOWNT0 0)
NDTACK_TCS   : std_logic
NEN_BUSSW    : std_logic
NEN_EVMLINK  : std_logic
NEN_FASTSIGS : std_logic
NEN_OUT_DAQ  : std_logic
NEN_OUT_PART : std_logic
NL1A_TCS_LED : std_logic
NL1A_TCS_MON : std_logic
NSTATUS_LED  : std_logic_vector(2 DOWNT0 0)
OUT_DAQ0     : std_logic_vector(3 DOWNT0 0)
OUT_DAQ1     : std_logic_vector(3 DOWNT0 0)
OUT_DAQ2     : std_logic_vector(3 DOWNT0 0)
OUT_DAQ3     : std_logic_vector(3 DOWNT0 0)
OUT_DAQ4     : std_logic_vector(3 DOWNT0 0)
OUT_DAQ5     : std_logic_vector(3 DOWNT0 0)
OUT_DAQ6     : std_logic_vector(3 DOWNT0 0)
OUT_DAQ7     : std_logic_vector(3 DOWNT0 0)
OUT_PART24   : std_logic_vector(3 DOWNT0 1)
OUT_PART25   : std_logic_vector(3 DOWNT0 1)
OUT_PART26   : std_logic_vector(3 DOWNT0 1)
OUT_PART27   : std_logic_vector(3 DOWNT0 1)
OUT_PART28   : std_logic_vector(3 DOWNT0 1)
OUT_PART29   : std_logic_vector(3 DOWNT0 1)
OUT_PART30   : std_logic_vector(3 DOWNT0 1)
OUT_PART31   : std_logic_vector(3 DOWNT0 1)
STOP_MON     : std_logic
TEST1_TCS    : std_logic

```

Package List


```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
LIBRARY unisim;
USE unisim.VCOMPONENTS.all;
USE IEEE.VITAL_Timing.all;
LIBRARY STD;
USE STD.TEXTIO.all;
USE unisim.VPKG.all;
LIBRARY tcs_types;
USE tcs_types.tcs.all;
USE IEEE.VITAL_Primitives.all;
LIBRARY tcs_chip_lib;
USE tcs_chip_lib.all;

```

Vienna		Project:	tcsv2
Title:	TCS CHIP	Initial values defined in tcs_types.tcs_init_val_pkg.vhd	
Path:	tcs_chip_lib/tcs_chip/struct		
Edited:	by taurok on 23 Mär 2010		


I/O FDL board



```



eb2
2
-- eb2 2 INTERFACE to FDL board
tcs2fdl_u(1) <= inh_fdl_cntrs; -- to inhibit FDL rate cntrs
tcs2fdl_u(0) <= new_lum_seg; -- to reset FDL rate cntrs
tcs2fdl(1) <= '0'; -- free differential +signal
tcs2fdl(0) <= '1'; -- free differential -signal
    
```

tcs2fdl_u(1,0) ... 2 unipolar signals
tcs2fdl(1,0) ... = one differential pair
(100 Ohm soldered on board)



```






TCS -->TIM (15:8): 15 L1A_FROM_TCS,
12-8 TCS_BGO(4:0)
TCS <--TIM (7:0): 7 - 4 dummy L1_RES (TIM_V1003)
3 - 0 TIM_FASTSIG(3:0) (TIM_V1003)
    
```



Keep unused Inputs

OUTPUT to TTCci

VME



- BGO Codes**
- 1 BC0
 - 2 TE test enable
 - 3 Private Gap
 - 4 Private Orbit
 - 5 Resync
 - 6 HardRes
 - 7 EC0 Event counter reset
 - 8 OC0 Orbit counter reset
 - 9 Start
 - A Stop
 - B Start of Gap
 - C ---
 - D WTE Warning TestEnable

Version History

OLD VERSIONS 2007 - 2008

```
-- V001C: tim_signal_decoder: res_orbit_cntr simplified as in FDL chip
-- VME logic: vme_enn with vme_en1,2,3
-- Calibration cycle continues regardless of PTC_ready when started.
-- V001B: Finor, random and test trig's concurrently; ev_type from FinOR
-- finor and rndm trig's allowed as defined by valid_bc of bc-table
-- Dead-time cntr's incremented alternatively when either valid_bc =1 or when
-- active_beam =1 (BPTX detector)
-- V001A: lost triggers: error corrected
-- V0019: lumi_cntr: ld_new_lumsegm...resets when a new value is loaded
-- New initial values: lum_segm_period=X"4000"=1,46s; trigger types..all assigned
-- V0018: ptc_cntrs: trig_cntrs...error removed
-- rop_bcr_delay ...zu get correct bcnr in event record
-- periodic_proc: 100Hz Generator added
-- V0017: new_lum_seg --> TCSM(stop_mon) to save&clear status counters
-- trigger: Inhibit random trigger in invalid BCs(gaps, no collision)
-- PTC_SM: resync2 --> res_evnr2 when in IDLE mode; required for HCAL, ECAL
-- bgo_ctrl: inhibit L1A around BGo removed
-- V0016: reset orbit counter by PTC0 : bgo_ctrl, tim_signal_decoder modified, requestFF
-- TCS-->FDL: new_lum_seg --> FDLTCSH(0) and FDLUTCSH(0)
-- freeze ....not implemented
-- PTC_SM: resync0 --> init...and continue run
-- ROP: include 'tcs2daq' (=ptc_status) into record
-- 'rndm_prescale_fact'....prescaler for random trigger
-- V0015: ... TO BE USED in GLOBAL RUN Nov.2007
-- BAD CODE problem is postponed to a later version.
-- PTC_SM:
-- Starts independently from input status.
-- PANIC BUTTON returns ptc_sm to IDLE status if 'done' bit is missing
-- because the BC-table does not contain the bit for this BGo command.
-- ptc_clears_orbitnr = '1' ..optional reset of orbit counter
-- IDLE:stop_run_fsm_cld <= '1' ; ' =ignore old stop request
-- 'hard_res' is possible when in out_of_sync status
```

OLD VERSIONS until 2007

```
V0014: testmask0-7 bits added, ... TO BE USED in GLOBAL RUN Nov.2007
V0013: trigger, bgo_ctrl, vme_decoder_tcs, vme_registers_tcs: 'not' set between (...)
vme_decoder_tcs: dtck_wff delayed by 1 tick
ptc_sm: After Hardres do a Resync procedure
V0012: bgo_ctrl: removed FF for Emu signals to add OUTFF in 'fast_sig_out' module'
PTC_SM : resync from error possible, inc_res_cntr inserted
States out_of_sync+error: -- sensible to 'disconnected' input.
-- can return to busy when err/outsync disappear
V0011: PTC_SM : resync and hardres is possible from warn,ready,busy states
V0010: Evnr+TrigNr start with =1 as in GTFE, board_id =cc07
Display unit
V000F: pipeline instead of roc state machine sends event records to GTFE
V000E: rop without CASE...-> same as V000D
V000D: test_mask8 bits, nen_evmlink
V000C: PTC-SM with resync,hardres; test_mask bits,
EMU output corrected
+/-2bx deadtime around Bgo commands
new deadtime counter: +/-2bx around BC0; StartofGap
V000B: Monitoring counters,
PTC-SM without automatic resync; fsm_states register
V000A: fast_sig_decoder
V0009: fast_sig_decod, dtack for ptc_cmd_puls
V0008: first version,
```

```

TEST2_TCS      : std_logic
TIMTCS_H       : std_logic_vector(7 DOWNTO 0)
TTCVI_0        : std_logic_vector(5 DOWNTO 0)
TTCVI_1        : std_logic_vector(5 DOWNTO 0)
TTCVI_10       : std_logic_vector(5 DOWNTO 0)
TTCVI_11       : std_logic_vector(5 DOWNTO 0)
TTCVI_12       : std_logic_vector(5 DOWNTO 0)
TTCVI_13       : std_logic_vector(5 DOWNTO 0)
TTCVI_14       : std_logic_vector(5 DOWNTO 0)
TTCVI_15       : std_logic_vector(5 DOWNTO 0)
TTCVI_16       : std_logic_vector(5 DOWNTO 0)
TTCVI_17       : std_logic_vector(5 DOWNTO 0)
TTCVI_18       : std_logic_vector(5 DOWNTO 0)
TTCVI_19       : std_logic_vector(5 DOWNTO 0)
TTCVI_2        : std_logic_vector(5 DOWNTO 0)
TTCVI_20       : std_logic_vector(5 DOWNTO 0)
TTCVI_21       : std_logic_vector(5 DOWNTO 0)
TTCVI_22       : std_logic_vector(5 DOWNTO 0)
TTCVI_23       : std_logic_vector(5 DOWNTO 0)
TTCVI_24       : std_logic_vector(5 DOWNTO 0)
TTCVI_25       : std_logic_vector(5 DOWNTO 0)
TTCVI_26       : std_logic_vector(5 DOWNTO 0)
TTCVI_27       : std_logic_vector(5 DOWNTO 0)
TTCVI_28       : std_logic_vector(5 DOWNTO 0)
TTCVI_29       : std_logic_vector(5 DOWNTO 0)
TTCVI_3        : std_logic_vector(5 DOWNTO 0)
TTCVI_30       : std_logic_vector(5 DOWNTO 0)
TTCVI_31       : std_logic_vector(5 DOWNTO 0)
TTCVI_4        : std_logic_vector(5 DOWNTO 0)
TTCVI_5        : std_logic_vector(5 DOWNTO 0)
TTCVI_6        : std_logic_vector(5 DOWNTO 0)
TTCVI_7        : std_logic_vector(5 DOWNTO 0)
TTCVI_8        : std_logic_vector(5 DOWNTO 0)
TTCVI_9        : std_logic_vector(5 DOWNTO 0)
VD_I           : std_logic_vector(15 DOWNTO 0)

```

Diagram Signals:

```

SIGNAL CLK0      : std_ulogic := '0'
SIGNAL CLK180   : std_ulogic := '0'
SIGNAL CLK2X    : std_ulogic := '0'
SIGNAL CLK2X180 : std_ulogic := '0'
SIGNAL CLKIN    : std_logic
SIGNAL a_beam_in : std_logic
SIGNAL active_beam : std_logic
SIGNAL ass_to_ptc : vec32_array(7 DOWNTO 0)
SIGNAL assign_gt : std_logic_vector(3 DOWNTO 0)
SIGNAL assign_lum : std_logic_vector(3 DOWNTO 0)
SIGNAL assign_part : vec4_array(31 DOWNTO 0)
SIGNAL bc_cntr   : std_logic_vector(11 downto 0)
SIGNAL bc_err_ff : std_logic
SIGNAL bc_nr_rop : std_logic_vector(11 DOWNTO 0)
SIGNAL bcerr_reg : std_logic_vector(15 DOWNTO 0)
SIGNAL bcres     : std_logic
SIGNAL bcres_delay : std_logic_vector(15 DOWNTO 0)
SIGNAL bcres_delay_rop : std_logic_vector(15 DOWNTO 0)
SIGNAL bcres_to_lum : std_logic
SIGNAL bgo_period_l : vec16_array(7 DOWNTO 0)
SIGNAL bgo_period_s : vec16_array(7 DOWNTO 0)
SIGNAL board_id   : std_logic_vector(15 DOWNTO 0)
SIGNAL board_nr_unused : std_logic_vector(2 DOWNTO 0)
SIGNAL button_freq : std_logic
SIGNAL clk40       : std_logic
SIGNAL clk80       : std_logic
SIGNAL clkfb_unused : STD_ULOGIC
SIGNAL clr         : std_logic
SIGNAL common_cmd_pulse : std_logic_vector(15 DOWNTO 0)
SIGNAL common_status : std_logic_vector(15 DOWNTO 0)

```


LAST VERSIONS

```

-- V1024: trigger :use 'active_bc_ff' for counting nr. of 'FIN_ORs in invalid BC'
-- V1023: ==>Decoding signals BCres, L1Res from TIM boards.
-- ==> Emulator trigger signals added
-- new registers & deadtime cntrs, new "trigger_type"
-- Module 'emu_trig_delays' added,
-- Modules 'fastsig_decod', 'ptc', 'trigger', 'ptc_cntrs',
-- 'vme_decoder_tcs' modified
-- V1022: Updated ISE10.1, FPAdv82
-- common_cmd_pulse(5) = ' res_orbit_vme' removed
-- All memories, fifo redone with ISE10.1
-- ptc_cntrs: Trigger & eventnr. return to 0 after overflow!!
-- ptc_cntrs: Accept trigger also at begin of luminosity segment.
-- trigger : 'inhibit fdl rate counters' 3bx before inhibiting the finor signal
-- V1021: "trigger" : Inhibit Rate Counters on the FDL board
-- during a calibration cycle. IO-pin:FDLTCS_H(1)
-- V1020: "tim_signals2009" : bcnr_rop & orb_nr_rop & lum_seg_nr
-- switch concurrently.
-- V101F: "bgo_ctrl": state machine for HardRes and Resync logic
-- "calibr_sm": caltrig is sent immediately
-- vme_registers_tcs: Power-up values are taken from
-- tcs_types.tcs_init_val_pkg.vhd and are defined in
-- ... ltcs_chip\ucf_files\ltcs_reg_list.xls
-- ptc_test point: bgo_strobe added
-- V001E: "bgo_ctrl": long waiting time after HARDRES,
-- BC_table1(22):= 'end_of_calibration_cycle' -->
-- "calibr_sm": triggers are inhibited between
-- 'test_en' and 'end_of_calibration_cycle' or after 255 bc.
-- trigger: caltrig never inhibited by anyone!
-- V001D: error triggers ignore inhibit signal from state machine


```

TCS_ROP_status:
8=ready
2=out_of_sync
0=disconnected



status2ptc:
20=disconn
40=bad_code
10=error
8=out of sync
4=busy
2=warning
1=ready


IN/OUT to DET_PART'S, EMULATORS, DAQ_PART'S



```


eb14
14
-- eb14 14 **** V1022 *****
-- without common_cmd_pulse(5) = res_orbitnr_vme
res_orbit_cntr <= res_orbnr_by_ptc0;
    
```

BC, ORBIT CNTR



TCS: save&reset rate counters
 TCSM: save&reset status counters
 FDL: save&reset trig-cntrs(optional)

LUMI SEGMENT CNTR




MEMORY XC2V3000: 96 RAMB
8 PTC: bctable=4kx16=4ramb x2 x8 => 64 ramb
Throttle: 16kx1 ==> 1ramb
Timeslot: ==> 1 ramb
ROP: depends from words 5..6 ramb
Sum = 72

TIME_SLOT & THROTTLE



PTC1_7: FOR i IN 1 TO 7 GENERATE




Frame Declarations


```

SIGNAL acm_locked          : std_logic
SIGNAL dis_badcode        : std_logic_vector(7 DOWNTO 0)
SIGNAL dis_disconnected  : std_logic_vector(7 DOWNTO 0)
SIGNAL dis_vdoo          : std_logic
SIGNAL disable_io        : std_logic_vector(3 DOWNTO 0)
SIGNAL display_freq      : std_logic
SIGNAL dout              : std_logic
SIGNAL dtack             : std_logic
SIGNAL emu_trig          : std_logic_vector(7 DOWNTO 0)
SIGNAL emu_trig_dly      : vec16_array(7 DOWNTO 0)
SIGNAL emu_trigger       : std_logic_vector(7 DOWNTO 0)
SIGNAL en_bctable       : vec2_array(7 DOWNTO 0)
SIGNAL en_time_slot     : std_logic_vector(7 DOWNTO 0)
SIGNAL en_vdoo          : std_logic
SIGNAL event_nr         : vec32_array(7 DOWNTO 0)
SIGNAL event_type_rop   : vec4_array(7 DOWNTO 0)
SIGNAL finor            : std_logic_vector(7 DOWNTO 0)
SIGNAL finor_in        : std_logic_vector(7 DOWNTO 0)
SIGNAL gnd_2           : std_logic_vector(1 DOWNTO 0)
SIGNAL ground          : std_logic
SIGNAL gsr              : STD_ULOGIC
SIGNAL gts              : std_ulogic
SIGNAL high            : std_logic
SIGNAL ignore_gt_status : std_logic_vector(8 DOWNTO 0)
SIGNAL ignore_gtfe_status : std_logic_vector(8 DOWNTO 0)
SIGNAL ignore_tcs_rop_status : std_logic_vector(8 DOWNTO 0)
SIGNAL inc_reset_cntr  : std_logic
SIGNAL incr_deadt_cntr : vec11_array(7 DOWNTO 0)
SIGNAL incr_trig_cntr  : vec8_array(7 DOWNTO 0)
SIGNAL inh_fdl_cntrs   : std_logic
SIGNAL inh_low_rate    : std_logic
SIGNAL inh_norm_rate   : std_logic
SIGNAL l1a2front       : std_logic_vector(7 DOWNTO 0)
SIGNAL l1a2rop         : std_logic_vector(7 DOWNTO 0)
SIGNAL l1a2throttle    : std_logic_vector(7 DOWNTO 0)
SIGNAL l1a_bgo_to_ttc  : vec6_array(7 DOWNTO 0)
SIGNAL ld_new_lumsegm  : std_logic
SIGNAL ld_rule4        : std_logic
SIGNAL lum_segmnr      : std_logic_vector(15 DOWNTO 0)
SIGNAL lum_segmnr      : std_logic_vector(31 DOWNTO 0)
SIGNAL lum_to_ttc     : vec4_array(7 DOWNTO 0)
SIGNAL luminosity_nr   : std_logic_vector(15 DOWNTO 0)
SIGNAL max_bc_nr      : std_logic_vector(15 DOWNTO 0)
SIGNAL nclk40         : std_logic
SIGNAL nclk80         : std_logic
SIGNAL new_lum_seg     : std_logic
SIGNAL orbit_nr_rop   : std_logic_vector(47 DOWNTO 0)
SIGNAL part_run_nr    : vec32_array(7 DOWNTO 0)
SIGNAL ptc0_clears_orbitnr : std_logic
SIGNAL ptc2tp         : vec9_array(7 DOWNTO 0)
SIGNAL ptc2tp0        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc2tp1        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc2tp2        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc2tp3        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc2tp4        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc2tp5        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc2tp6        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc2tp7        : std_logic_vector(8 DOWNTO 0)
SIGNAL ptc_cmd_pulse  : vec16_array(7 DOWNTO 0)
SIGNAL ptc_cmd_reg    : vec16_array(7 DOWNTO 0)
SIGNAL ptc_emu_delay  : vec16_array(7 DOWNTO 0)
SIGNAL ptc_fsm_states : vec16_array(7 DOWNTO 0)
SIGNAL ptc_status     : vec16_array(7 DOWNTO 0)
SIGNAL ptcstat2led    : vec3_array(7 DOWNTO 0)
SIGNAL rd_bc_err      : std_logic
SIGNAL rd_comm_3e     : std_logic
SIGNAL rd_comm_40_6e  : std_logic_vector(23 DOWNTO 0)

```




VME INTERFACE



BIDIRECTIONAL VME DATA BUS



Frame Declarations

VME registers



PTC_i w/r regs

Common w/r regs



```


SIGNAL rd_comm_b0_bc      : std_logic_vector(25 DOWNTO 0),
SIGNAL rd_comm_b0_be      : std_logic_vector(7 DOWNTO 0)
SIGNAL rd_deadt_cntr      : vec40_array(7 DOWNTO 0)
SIGNAL rd_ptci_10_1e      : vec8_array(7 DOWNTO 0)
SIGNAL rd_trig_cntr       : vec16_array(7 DOWNTO 0)
SIGNAL rdbk_comm_reg      : std_logic
SIGNAL rdbk_ptc_reg       : std_logic
SIGNAL recover_time       : std_logic_vector(15 DOWNTO 0)
SIGNAL res_bc_err         : std_logic
SIGNAL res_deadt_cntr     : vec11_array(7 DOWNTO 0)
SIGNAL res_orbit_cntr     : std_logic
SIGNAL res_orbnr_by_ptc0  : std_logic
SIGNAL res_reset_cntr     : std_logic
SIGNAL res_throttle       : std_logic
SIGNAL res_trig_cntr      : vec8_array(7 DOWNTO 0)
SIGNAL reset_all          : std_logic
SIGNAL rndm_period        : vec16_array(7 DOWNTO 0)
SIGNAL rndm_prescale_fact : vec16_array(7 DOWNTO 0)
SIGNAL rop_status         : std_logic_vector(3 DOWNTO 0)
SIGNAL settle_time        : std_logic_vector(15 DOWNTO 0)
SIGNAL sig2emu            : vec3_array(7 DOWNTO 0)
SIGNAL sig2emu_tp0        : std_logic_vector(2 DOWNTO 0)
SIGNAL sig2emu_tp1        : std_logic_vector(2 DOWNTO 0)
SIGNAL sig2emu_tp2        : std_logic_vector(2 DOWNTO 0)
SIGNAL sig2emu_tp3        : std_logic_vector(2 DOWNTO 0)
SIGNAL sig2emu_tp4        : std_logic_vector(2 DOWNTO 0)
SIGNAL sig2emu_tp5        : std_logic_vector(2 DOWNTO 0)
SIGNAL sig2emu_tp6        : std_logic_vector(2 DOWNTO 0)
SIGNAL sig2emu_tp7        : std_logic_vector(2 DOWNTO 0)
SIGNAL sim_emu_ctrl       : std_logic_vector(15 DOWNTO 0)
SIGNAL sim_emu_status     : vec16_array(1 DOWNTO 0)
SIGNAL status2led         : vec43_array(2 DOWNTO 0)
SIGNAL status2ptc        : vec8_array(7 DOWNTO 0)
SIGNAL status2vme         : vec16_array(10 DOWNTO 0)
SIGNAL switch_tp2pan      : std_logic_vector(15 DOWNTO 0)
SIGNAL tcs2daq            : vec4_array(7 DOWNTO 0)
SIGNAL tcs2fdl            : std_logic_vector(1 DOWNTO 0)
SIGNAL tcs2fdl_u          : std_logic_vector(1 DOWNTO 0)
SIGNAL tcs_rop_empty      : std_logic
SIGNAL tcs_rop_full       : std_logic
SIGNAL tcs_rop_warn50     : std_logic
SIGNAL tcs_rop_warn75     : std_logic
SIGNAL tech_trig_in       : std_logic_vector(7 DOWNTO 0)
SIGNAL tech_trig_unused   : std_logic_vector(7 DOWNTO 0)
SIGNAL test_sig0          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig1          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig2          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig3          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig4          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig5          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig6          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig7          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_sig8          : std_logic_vector(15 DOWNTO 0)
SIGNAL test_signal        : vec16_array(8 DOWNTO 0)
SIGNAL testmasks         : vec16_array(8 DOWNTO 0)
SIGNAL thr_rule           : std_logic_vector(127 DOWNTO 0)
SIGNAL time_slots         : vec16_array(7 DOWNTO 0)
SIGNAL tp_eor             : std_logic
SIGNAL tp_header          : std_logic_vector(3 DOWNTO 0)
SIGNAL tp_new_seg        : std_logic
SIGNAL tp_sel_word0       : std_logic
SIGNAL tp_thro_inh        : std_logic_vector(7 DOWNTO 0)
SIGNAL trig_nr            : vec32_array(7 DOWNTO 0)
SIGNAL trig_type_a        : vec16_array(7 DOWNTO 0)
SIGNAL trig_type_b        : vec16_array(7 DOWNTO 0)
SIGNAL v_bc_table0        : vec16_array(7 DOWNTO 0)
SIGNAL v_bc_table1        : vec16_array(7 DOWNTO 0)

```




DCM & CLOCK

We could also take clock_dcm from psb_lib or clock_module from common_lib.


CLKFB not used, maybe later.
==> to unused



IBUFG and IBUF are placed on uppermost hierarchy.




Simulation ok.
DCM locks after 1.7ms



TCS: CLEAR all by VME chip

FDL, PSB, TIM
clr <= not clk_locked


For Synthesis add --pragma synthesis_off/on around generics
rightMouse==> select Object Properties==>Generics
and activate 'add pragmas around generics'



GTS=1 ==> All IOB into highZ
GSR=1 ==> Reset/Set set all FF

TP on MEZZ board

VME registers




```



eb18 -- eb18 18
NEN_BUSSW <= disable_io(3);
-- automatic generation in tcs_rop;
-- NEN_EVM_LINK <= disable_io(2);
NEN_FASTSIGS <= disable_io(1);
NEN_OUT_DAQ <= disable_io(0);
    
```

RATE COUNTERS: 32 bits (12h/100kHz) --> 2 words
 DEADTIME COUNTERS: 40 bits(7h/40MHz) -->48 --> 3 words+1free

w/r regs: load all into a RAM and read them back from it.

fehlt noch





EVM_CLK = clk40 delayed by 6.2 ns to write safely into then Channel Link chip.

ROP runs without L1RESET from PTC0 and sends all events until FIFO is empty. Inhibit L1As to return it to idle mode. StateMachine has been replaced by a Pipeline Logic.




```
SIGNAL v_cntrs : vec16_array(7 DOWNT0 0)
SIGNAL vdii : std_logic_vector(15 DOWNT0 0)
SIGNAL vdin : std_logic_vector(15 DOWNT0 0)
SIGNAL vdo : std_logic_vector(15 DOWNT0 0)
SIGNAL vdout : std_logic_vector(15 DOWNT0 0)
SIGNAL vme_addr : std_logic_vector(19 DOWNT0 1)
SIGNAL vme_adresse_sim : std_logic_vector(19 DOWNT0 0)
SIGNAL vme_en : std_logic
SIGNAL vme_en1 : std_logic
SIGNAL vme_en2 : std_logic
SIGNAL vme_en3 : std_logic
SIGNAL vme_enn : std_logic
SIGNAL vme_wr : std_logic
SIGNAL wr_bctable : std_logic
SIGNAL wr_comm_00_3e : std_logic_vector(31 DOWNT0 0)
SIGNAL wr_comm_70_ae : std_logic_vector(31 DOWNT0 0)
SIGNAL wr_comm_b6 : std_logic
SIGNAL wr_comm_cmd_puls : std_logic
SIGNAL wr_comm_reg : std_logic
SIGNAL wr_ptc_cmd_puls : std_logic_vector(7 DOWNT0 0)
SIGNAL wr_ptc_reg : std_logic
SIGNAL wr_ptci_00_0e : vec8_array(7 DOWNT0 0)
SIGNAL wr_ptci_c0_ce : vec8_array(7 DOWNT0 0)
```

```
CLKDV_DIVIDE          = 2.0          ( real      )
CLKFX_DIVIDE          = 1            ( integer   )
CLKFX_MULTIPLY        = 4            ( integer   )
CLKIN_DIVIDE_BY_2    = false         ( boolean   )
CLKIN_PERIOD          = 10.0         ( real      ) --non-simulatable
CLKOUT_PHASE_SHIFT   = "NONE"        ( string    )
CLK_FEEDBACK          = "1X"         ( string    )
DESKEW_ADJUST         = "SYSTEM_SYNCHRONOUS" ( string    ) --non-simulatable
DFS_FREQUENCY_MODE    = "LOW"        ( string    )
DLL_FREQUENCY_MODE    = "LOW"        ( string    )
DSS_MODE              = "NONE"        ( string    ) --non-simulatable
DUTY_CYCLE_CORRECTION = true         ( boolean   )
FACTORY_JF            = X"C080"      ( bit_vector) --non-simulatable
PHASE_SHIFT           = 0            ( integer   )
SIM_MODE              = "SAFE"        ( string    )
STARTUP_WAIT          = false         ( boolean   ) --non-simulatable
```

COMMON TEST POINTS

```

eb13
13
--COMMON TESTPOINTS
-- DEFINE test_signal(8)
test_signal(8) <= test_sig8;
test_sig8(15) <= bcre;
test_sig8(14) <= tcs_rop_full;
test_sig8(13) <= tcs_rop_warn50;
test_sig8(12) <= tcs_rop_empty; --extended length=1 orbit
test_sig8(11) <= tp_new_seg;
test_sig8(10) <= inh_norm_rate;
test_sig8(9) <= inh_low_rate;
test_sig8(8) <= tp_header(3); -- = evm_d(27)
test_sig8(7) <= tp_header(2);
test_sig8(6) <= tp_header(1);
test_sig8(5) <= tp_header(0); -- = evm_d(24)
test_sig8(4) <= vme_en;
test_sig8(3) <= dtack;
test_sig8(2) <= active_beam;
test_sig8(1) <= tp_sel_word0; -- <-- rop: sel_word(0)
test_sig8(0) <= tp_eor; -- <-- rop: end of record
    
```



PTCi TEST POINTS

test sig0 : (15:0)

```

eb3
3
-- PTC 0 testpoints
-- DEFINE test_signal(0)
test_signal(0) <= test_sig0;
sig2emu_tp0 <= sig2emu(0);
ptc2tp0 <= ptc2tp(0);
test_sig0(15) <= l1a2front(0);
test_sig0(14) <= en_time_slot(0);
test_sig0(13) <= ptc2tp(0); -- bgo_strobe
test_sig0(12) <= sig2emu_tp0(2); --bcr
test_sig0(11) <= sig2emu_tp0(1); --resync
test_sig0(10) <= sig2emu_tp0(0); --l1a
test_sig0(9) <= tp_thro_inh(0);
test_sig0(8) <= finor(0); -- from FDL
test_sig0(7) <= ptc2tp0(7); -- low_rate
test_sig0(6) <= ptc2tp0(6); -- norm_rate
test_sig0(5) <= ptc2tp0(5); -- random_trig
test_sig0(4) <= ptc2tp0(4); -- test_trig
test_sig0(3) <= ptc2tp0(3); -- cal_trig
test_sig0(2) <= ptc2tp0(2); -- inh_l1a_test
test_sig0(1) <= ptc2tp0(1); -- inh_l1a_cal
test_sig0(0) <= ptc2tp0(0); -- inh_l1a_priv

```

test sig1 : (15:0)

```

eb4
4
-- PTC1 testpoints
-- DEFINE test_signal(1)
test_signal(1) <= test_sig1;
sig2emu_tp1 <= sig2emu(1);
ptc2tp1 <= ptc2tp(1);
test_sig1(15) <= l1a2front(1);
test_sig1(14) <= en_time_slot(1);
test_sig1(13) <= ptc2tp1(8);
test_sig1(12) <= sig2emu_tp1(2);
test_sig1(11) <= sig2emu_tp1(1);
test_sig1(10) <= sig2emu_tp1(0);
test_sig1(9) <= tp_thro_inh(1);
test_sig1(8) <= finor(1);
test_sig1(7) <= ptc2tp1(7);
test_sig1(6) <= ptc2tp1(6);
test_sig1(5) <= ptc2tp1(5);
test_sig1(4) <= ptc2tp1(4);
test_sig1(3) <= ptc2tp1(3);
test_sig1(2) <= ptc2tp1(2);
test_sig1(1) <= ptc2tp1(1);
test_sig1(0) <= ptc2tp1(0);

```

test sig2 : (15:0)

```

eb8
8
-- PTC 2 testpoints
-- DEFINE test_signal(2)
test_signal(2) <= test_sig2;
sig2emu_tp2 <= sig2emu(2);
ptc2tp2 <= ptc2tp(2);
test_sig2(15) <= l1a2front(2);
test_sig2(14) <= en_time_slot(2);
test_sig2(13) <= ptc2tp2(8);
test_sig2(12) <= sig2emu_tp2(2);
test_sig2(11) <= sig2emu_tp2(1);
test_sig2(10) <= sig2emu_tp2(0);
test_sig2(9) <= tp_thro_inh(2);
test_sig2(8) <= finor(2);
test_sig2(7) <= ptc2tp2(7);
test_sig2(6) <= ptc2tp2(6);
test_sig2(5) <= ptc2tp2(5);
test_sig2(4) <= ptc2tp2(4);
test_sig2(3) <= ptc2tp2(3);
test_sig2(2) <= ptc2tp2(2);
test_sig2(1) <= ptc2tp2(1);
test_sig2(0) <= ptc2tp2(0);

```

test sig3 : (15:0)

```

eb9
9
-- PTC 3 testpoints
-- DEFINE test_signal(3)
test_signal(3) <= test_sig3;
sig2emu_tp3 <= sig2emu(3);
ptc2tp3 <= ptc2tp(3);
test_sig3(15) <= l1a2front(3);
test_sig3(14) <= en_time_slot(3);
test_sig3(13) <= ptc2tp3(8);
test_sig3(12) <= sig2emu_tp3(2);
test_sig3(11) <= sig2emu_tp3(1);
test_sig3(10) <= sig2emu_tp3(0);
test_sig3(9) <= tp_thro_inh(3);
test_sig3(8) <= finor(3);
test_sig3(7) <= ptc2tp3(7);
test_sig3(6) <= ptc2tp3(6);
test_sig3(5) <= ptc2tp3(5);
test_sig3(4) <= ptc2tp3(4);
test_sig3(3) <= ptc2tp3(3);
test_sig3(2) <= ptc2tp3(2);
test_sig3(1) <= ptc2tp3(1);
test_sig3(0) <= ptc2tp3(0);

```

test sig4 : (15:0)

```

eb6
6
-- PTC 4 testpoints
-- DEFINE test_signal(4)
test_signal(4) <= test_sig4;
sig2emu_tp4 <= sig2emu(4);
ptc2tp4 <= ptc2tp(4);
test_sig4(15) <= l1a2front(4);
test_sig4(14) <= en_time_slot(4);
test_sig4(13) <= ptc2tp4(8);
test_sig4(12) <= sig2emu_tp4(2);
test_sig4(11) <= sig2emu_tp4(1);
test_sig4(10) <= sig2emu_tp4(0);
test_sig4(9) <= tp_thro_inh(4);
test_sig4(8) <= finor(4);
test_sig4(7) <= ptc2tp4(7);
test_sig4(6) <= ptc2tp4(6);
test_sig4(5) <= ptc2tp4(5);
test_sig4(4) <= ptc2tp4(4);
test_sig4(3) <= ptc2tp4(3);
test_sig4(2) <= ptc2tp4(2);
test_sig4(1) <= ptc2tp4(1);
test_sig4(0) <= ptc2tp4(0);

```

test sig5 : (15:0)

```

eb10
10
-- PTC 5 testpoints
-- DEFINE test_signal(5)
test_signal(5) <= test_sig5;
sig2emu_tp5 <= sig2emu(5);
ptc2tp5 <= ptc2tp(5);
test_sig5(15) <= l1a2front(5);
test_sig5(14) <= en_time_slot(5);
test_sig5(13) <= ptc2tp5(8);
test_sig5(12) <= sig2emu_tp5(2);
test_sig5(11) <= sig2emu_tp5(1);
test_sig5(10) <= sig2emu_tp5(0);
test_sig5(9) <= tp_thro_inh(5);
test_sig5(8) <= finor(5);
test_sig5(7) <= ptc2tp5(7);
test_sig5(6) <= ptc2tp5(6);
test_sig5(5) <= ptc2tp5(5);
test_sig5(4) <= ptc2tp5(4);
test_sig5(3) <= ptc2tp5(3);
test_sig5(2) <= ptc2tp5(2);
test_sig5(1) <= ptc2tp5(1);
test_sig5(0) <= ptc2tp5(0);

```

test sig6 : (15:0)

```

eb11
11
-- PTC 6 testpoints
-- DEFINE test_signal(6)
test_signal(6) <= test_sig6;
sig2emu_tp6 <= sig2emu(6);
ptc2tp6 <= ptc2tp(6);
test_sig6(15) <= l1a2front(6);
test_sig6(14) <= en_time_slot(6);
test_sig6(13) <= ptc2tp6(8);
test_sig6(12) <= sig2emu_tp6(2);
test_sig6(11) <= sig2emu_tp6(1);
test_sig6(10) <= sig2emu_tp6(0);
test_sig6(9) <= tp_thro_inh(6);
test_sig6(8) <= finor(6);
test_sig6(7) <= ptc2tp6(7);
test_sig6(6) <= ptc2tp6(6);
test_sig6(5) <= ptc2tp6(5);
test_sig6(4) <= ptc2tp6(4);
test_sig6(3) <= ptc2tp6(3);
test_sig6(2) <= ptc2tp6(2);
test_sig6(1) <= ptc2tp6(1);
test_sig6(0) <= ptc2tp6(0);

```

test sig7 : (15:0)

```

eb12
12
-- PTC 7 testpoints
-- DEFINE test_signal(7)
test_signal(7) <= test_sig7;
sig2emu_tp7 <= sig2emu(7);
ptc2tp7 <= ptc2tp(7);
test_sig7(15) <= l1a2front(7);
test_sig7(14) <= en_time_slot(7);
test_sig7(13) <= ptc2tp7(8);
test_sig7(12) <= sig2emu_tp7(2); --bcr
test_sig7(11) <= sig2emu_tp7(1); --resync
test_sig7(10) <= sig2emu_tp7(0); --l1a
test_sig7(9) <= tp_thro_inh(7);
test_sig7(8) <= finor(7); -- from FDL
test_sig7(7) <= ptc2tp7(7); -- low_rate
test_sig7(6) <= ptc2tp7(6); -- norm_rate
test_sig7(5) <= ptc2tp7(5); -- random_trig
test_sig7(4) <= ptc2tp7(4); -- test_trig
test_sig7(3) <= ptc2tp7(3); -- cal_trig
test_sig7(2) <= ptc2tp7(2); -- inh_l1a_test
test_sig7(1) <= ptc2tp7(1); -- inh_l1a_cal
test_sig7(0) <= ptc2tp7(0); -- inh_l1a_priv

```

Declarations

Ports:

```

active_beam      : std_logic
bc_cntr         : std_logic_vector(11 downto 0)
bcres           : std_logic
bgo_period_l    : std_logic_vector(15 DOWNT0 0)
bgo_period_s    : std_logic_vector(15 DOWNT0 0)
clk40           : std_logic
clr             : std_logic
cmd_pulse       : std_logic_vector(15 DOWNT0 0)
cmd_reg         : std_logic_vector(15 DOWNT0 0)
emu_delay       : std_logic_vector( 15 DOWNT0 0 )
emu_trigger     : std_logic
en_bctable     : std_logic_vector( 1 DOWNT0 0 )
en_time_slot   : std_logic
fin_or         : std_logic
inh_low_rate    : std_logic
inh_norm_rate   : std_logic
new_lum_seg     : std_logic
orbit_nr       : std_logic_vector(47 DOWNT0 0)
ptc_clears_orbitnr : std_logic
recover_time    : std_logic_vector( 15 DOWNT0 0 )
rndm_period     : std_logic_vector(15 DOWNT0 0)
rndm_prescale_fact : std_logic_vector(15 DOWNT0 0)
settle_time     : std_logic_vector( 15 DOWNT0 0 )
status2ptc     : std_logic_vector(7 DOWNT0 0)
tcs_rop_full    : std_logic
tcs_rop_warn    : std_logic
trig_type_a    : std_logic_vector(15 DOWNT0 0)
trig_type_b    : std_logic_vector(15 DOWNT0 0)
v_addr         : std_logic_vector(19 DOWNT0 1)
v_din         : std_logic_vector( 15 DOWNT0 0 )
wr_bctable     : std_logic
event_type_rop : std_logic_vector(3 DOWNT0 0)
inc_deadt_cntr : std_logic_vector(10 DOWNT0 0)
inc_reset_cntr : std_logic
inc_trig_cntr  : std_logic_vector(7 DOWNT0 0)
inh_fdl_cntrs : std_logic
lla2front     : std_logic
lla2rop       : std_logic
lla2throttle  : std_logic
lla_bgo_to_ttc : std_logic_vector(5 DOWNT0 0)
lum_to_ttc    : std_logic_vector(3 DOWNT0 0)
p_status      : std_logic_vector(15 DOWNT0 0)
ptc_fsm_states : std_logic_vector(15 DOWNT0 0)
ptcstat2led   : std_logic_vector(2 DOWNT0 0)
res_deadt_cntr : std_logic_vector(10 DOWNT0 0)
res_orbnr_by_ptc : std_logic
res_reset_cntr : std_logic
res_trig_cntr : std_logic_vector(7 DOWNT0 0)
sig2emu       : std_logic_vector( 2 DOWNT0 0 )
tcs2daq       : std_logic_vector(3 DOWNT0 0)
test_sig      : std_logic_vector(8 DOWNT0 0)
tp_thro_inh   : std_logic
v_bc_table0   : std_logic_vector( 15 DOWNT0 0 )
v_bc_table1   : std_logic_vector( 15 DOWNT0 0 )
    
```

Diagram Signals:

```

SIGNAL bc_tab_p      : std_logic_vector(31 DOWNT0 0)
SIGNAL bgo           : std_logic_vector( 4 DOWNT0 0 )
SIGNAL cal_trig     : std_logic
SIGNAL deadtime2lum : std_logic
SIGNAL do           : std_logic_vector( 5 DOWNT0 0 )
SIGNAL do_bcrest    : std_logic
SIGNAL do_calibr    : std_logic
SIGNAL do_priv_bgo  : std_logic
    
```

Package List

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;

LIBRARY tcs_types;
USE tcs_types.tcs.all;
    
```

```

cmd_reg
15: dis_disconnected
14: dis_bad_code
13: IGNORE_GTFE_STATUS
12: dis_finor
11: IGNORE_GT_STATUS
10: ALLOW_TEST_TRIGGER
9: use_valid_bc
8: DO NOT SEND EVENT RECORDS
   (old name: run_without_daq)
7: freeze_if_bad_bcnr
6: freeze_if_error
5: freeze_if_out_of_sync
4: freeze_if_warning
3: freeze_if_bad_code
2: EN_ERR_TRIG
1: IGNORE_TCS_ROP_STATUS
0: en_rndm_trig
    
```

```

cmd_pulse
15:---
14: ---
13: ---
12:---
11: do_test_trig
10: do_priv_orbit
9: defrost_ptc
8: start_rndm_trig
7: do_traced_event
6: do_calibr_cycle
5: hard_reset
4: resynchronize
3: stop_run
2: start_run
1: start_ptc
0: reset_ptc...NOT USED
    
```




```

-- Input 'status2ptc'
-- PARTITION STATES
-- part_status :=decoded bits
bit 0: READY
bit 1: WARNING
bit 2: BUSY
bit 3: OUT_OF_SYNC
bit 4: ERROR
bit 5: DISCONNECTED
bit 6: BAD CODE
bit 7: ---free

status2ptc:
20=disconn
40=bad_code
10=error
8 =out of sync
4=busy
2=warning
1=ready
    
```

<company name>		Project:	tcsv2
		V0017: ptc_sm, trigger, bgo_ctrl ...modified	
Title:	<enter diagram title here>		
Path:	tcs_chip_lib/ptc/struct		
Edited:	by taurok on 30 Okt 2009		



```

-- do <= 000 001 = StopRun
-- do <= 000 010 = ResOrbit
-- do <= 000 100 = Start Run
-- do <= 001 000 = ResEvrn
-- do <= 010 000 = Hardres
-- do <= 100 000 = Resync

```

BGO_ctrl & bc-table & calibration

```


eb5 5 -- eb5 5
l1a_bgo_to_ttc <= l1a & bgo;

```

Trigger Merger

to CMS-LUM_CNTRS

```
SIGNAL do_priv_logc      : std_logic
SIGNAL do_priv_orbit    : std_logic
SIGNAL do_test_trig     : std_logic
SIGNAL do_trace         : std_logic
SIGNAL done             : std_logic_vector( 5 DOWNT0 0 )
SIGNAL err_trig        : std_logic
SIGNAL inc_rescntr     : std_logic
SIGNAL inh_lla         : std_logic_vector(4 DOWNT0 0)
SIGNAL inh_lla_sm      : std_logic
SIGNAL lla             : std_logic
SIGNAL lla2emu         : std_logic
SIGNAL low_rate        : std_logic
SIGNAL norm_rate       : std_logic
SIGNAL ptc_error       : std_logic
SIGNAL ptc_ready       : std_logic
SIGNAL ptc_status      : std_logic_vector( 3 DOWNT0 0 )
SIGNAL random_trig     : std_logic
SIGNAL res_evr_sm      : std_logic
SIGNAL run_ff          : std_logic
SIGNAL start_run_fsm   : std_logic
SIGNAL stop_run_fsm    : std_logic
SIGNAL stop_run_rqst   : std_logic
SIGNAL test_trig       : std_logic
```




P_status register	
15:(frozen ptc)	
14:evm_err <--rop_err	
13: evm_warn <--rop_warn	
12: ptc_error	
11: ptc_status(3)	
10: ptc_status(2)	
9: ptc_status(1)	
8: ptc_status(0)	
7: xxxxxx	
6: bad_code	ptc_input_status
5: disconnected	ptc_input_status
4: error	ptc_input_status
3: out_of_sync	ptc_input_status
2: busy	ptc_input_status
1: warning	ptc_input_status
0: ready	ptc_input_status


-- Output
 -- PTC STATUS --> DAQ
 -- 4 bits encoded
 0000=X"0": OFF
 0001=X"1": WARNING
 0010=X"2": OUT_OF_SYNC
 0100=X"4": BUSY
 1000=X"8": READY
 1010=X"A": IDLE
 1100=X"C": ERROR

tcs_rop_full
 tcs_rop_warn

run_ff
 deadtime2lum




lum_to_ttc : (3:0) → lum_to_ttc




p_status : (15:0) → p_status

test_sig : (8:0) → test_sig



ptc_status : (3:0)



tcs2daq : (3:0) → tcs2daq

Global Actions

Pre Actions:

Post Actions:

Package List

LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 USE ieee.std_logic_arith.all;
 USE ieee.STD_LOGIC_UNSIGNED.all;

Concurrent Statements

Architecture Declarations

Signals Status

SIGNAL	MODE	DEFAULT	RESET	SCHEME
do	OUT	(OTHERS => '0')	(OTHERS => '0')	CLKD
err_trig	OUT	'0'	'0'	CLKD
inc_rescntr	OUT	'0'	'0'	CLKD
inhibit_lla	OUT	'1'	'1'	CLKD
low_rate	OUT	'0'	'0'	CLKD
norm_rate	OUT	'0'	'0'	CLKD
ptc_error	OUT	'0'	'0'	CLKD
ptc_fsm_states	OUT	(OTHERS => '0')	(OTHERS => '0')	CLKD
ptc_ready	OUT	'0'	'0'	CLKD
ptc_status	OUT	X"4"	X"A"	CLKD
ptcstat2led	OUT	B"010"	B"010"	CLKD
res_evnr	OUT	'0'	'0'	CLKD
start_run_fsm	OUT	'0'	'0'	CLKD
stop_run_fsm	OUT	'0'	'0'	CLKD

State Register Statements

Process Declarations

Clocked Process:

Output Process:


Default values:
 inhibit_lla = '1'
 ptc_status = X"4" = busy
 ptcstat2led = "010" --yellow
 low_rate = '0'
 norm_rate = '0'

-- BAD CODE is ignored by FSM.

-- do() = long signal...reset by done()
 -- do() as 1Tpulse: delete do command in states.


-- V001C: ptc_ready for bgo_ctrl added to suppress calcyc when not ready
 -- V0017: resync2 --> res_evnr2 when in IDLE mode; required for HCAL, ECAL
 -- V0016: resync0 --> init; send err_trig only during run
 -- V0015: Start independently from input status.
 -- PANIC BUTTON returns ptc_sm to IDLE status if 'done' bit is missing because the BC-table does not contain the bit for this BGo command.
 -- ptc_clears_orbitnr = '1' ..optional reset of orbit counter
 -- IDLE:stop_run_fsm_cld <= '1'; ' = ignore old stop request
 -- 'hard_res' is possible when in out_of_sync status
 -- V0011: resync_vme, hardres_vme possible when in busy, warn, ready states.

Vienna		Project:	tcsv2	
		V001C		
Title:	PTC State Machine			
Path:	tcs_chip_lib/ptc_sm/fsm			
Edited:	by taurok on 31 Jul 2009			



START RUN

-- Whenever stop_run is sent
-- the FSM goes into IDLE state.



-- IDLE:
do_clد <= (others => '0'); -- default
ptc_error_cld <= '0'; -- default
ptc_status_cld <= X"A"; -- IDLE ...default
inhibit_l1a_cld <= '1'; -- default
low_rate_cld <= '0'; -- default
norm_rate_cld <= '0'; -- default
res_evnr_cld <= '0'; -- default
ptcstat2led_cld <= "010"; -- default: yellow LED
ptc_fsm_states_cld <= X"0001";
-- clear old stop rqst from a bad end of run
stop_run_fsm_cld <= '1';

resync = '1' -- vme

**res_orbit... by PTC0
or by VME only**

-- RES_ORBIT
do_clد <= "000010";
--PTC=busy
ptc_status_cld <= X"4";
ptc_fsm_states_cld <= X"0004";
--others =default

BGo=start_run


do_clد <= "000100"; --START_RUN
ptc_status_cld <= X"4"; --PTC=busy
--others =default
ptc_fsm_states_cld <= X"0005";

-- FRONT PANEL LEADS
-- ptcstat2led(2) = ready --> green LED
-- ptcstat2led(1) = idle, busy, warn --> yellow LED (default)
-- ptcstat2led(0) = error, resync --> red LED

```
-- do <= 000 001 = StopRun
-- do <= 000 010 = ResOrbit
-- do <= 000 100 = Start Run
-- do <= 001 000 = ResEvnr
-- do <= 010 000 = Hardres
-- do <= 100 000 = Resync
```

```
-- Input
-- PARTITION STATES
-- part_status :=decoded bits
bit 0: READY
bit 1: WARNING
bit 2: BUSY
bit 3: OUT_OF_SYNC
bit 4: ERROR
bit 5: DISCONNECTED
bit 6: BAD CODE
bit 7: ---free
```


```
-- Output
-- PTC STATUS --> DAQ
-- 4 bits encoded
0000=X"0": OFF
0001=X"1": WARNING
0010=X"2": OUT_OF_SYNC
0100=X"4": BUSY
1000=X"8": READY
1010=X"A": IDLE
1100=X"C": ERROR
```



```
--PTC=waiting for detector
ptc_status_cld <= X"0"; --disconnected input
ptc_error_cld <= '0';
low_rate_cld <= '0';
norm_rate_cld <= '0';
inhibit_l1a_cld <= '1';
ptc_fsm_states_cld <= X"D000";
```



ptc_fsm_states_cld <= X"F002";



stop_run_rqst = '1'

-- connected again
part_status(5) = '0' OR dis_disconn = '1'

-- disconnected
part_status(5) = '1' AND dis_disconn = '0'

-- disconnected
part_status(5) = '1' AND dis_disconn = '0'


-- disconnected
part_status(5) = '1' AND dis_disconn = '0'


-- disconnected
part_status(5) = '1' AND dis_disconn = '0'

-- disconnected
part_status(5) = '1' AND dis_disconn = '0'



-- PTC waits until disconnected Detector Partition has been reconnected to resume.

DATA TAKING STATES






clk clkEVENT AND clk = '1'





```
-- do <= 000 001 = StopRun
-- do <= 000 010 = ResOrbit
-- do <= 000 100 = Start Run
-- do <= 001 000 = ResEvnr
-- do <= 010 000 = Hardres
-- do <= 100 000 = Resync
```

```
-- Input
-- PARTITION STATES
-- part_status :=decoded bits
bit 0: READY
bit 1: WARNING
bit 2: BUSY
bit 3: OUT_OF_SYNC
bit 4: ERROR
bit 5: DISCONNECTED
bit 6: BAD CODE
bit 7: ---free
```

```
-- Output
-- PTC STATUS --> DAQ
-- 4 bits encoded
0000=X"0": OFF
0001=X"1": WARNING
0010=X"2": OUT_OF_SYNC
0100=X"4": BUSY
1000=X"8": READY
1010=X"A": IDLE
1100=X"C": ERROR
```



clk  clk'EVENT AND clk = '1'



Global Actions

Pre Actions:
Post Actions:

Package List

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;

Concurrent Statements

Architecture Declarations

Signals Status

SIGNAL
end_of_record
rd_fifo
sel_word


State Register Statements

MODE DEFAULT
'0'
'0'
(OTHERS => '0')

RESET
'0'
'0'
(OTHERS => '0')


Process Declarations


Clocked Process:
Output Process:
SCHEME
CLKD
CLKD
CLKD



ROC sends events as long as there are some in the FIFOs (empty =0).
ROC ignores fifo_full flag.
But not all are transferred.--> See ROP logic

<company name>		Project:	tcsv2
		<enter comments here>	
Title:	Readout Control ROC		
Path:	tcs_chip_lib/tcs_roc/fsm		
Edited:	by taurok on 31 Jul 2009		





Global Actions

Pre Actions:

Post Actions:

Package List

LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 USE ieee.std_logic_arith.all;
 USE ieee.STD_LOGIC_UNSIGNED.all;

Concurrent Statements

Architecture Declarations

State Register Statements


Process Declarations

Clocked Process:

Output Process:

Signals Status

SIGNAL	MODE	DEFAULT	RESET	SCHEME
bgo_test_en	OUT	'0'	'0'	CLKD
bgo_warn_test_en	OUT	'0'	'0'	CLKD
caltrig	OUT	'0'		COMB
inh_llc_cal	OUT	'0'	'0'	CLKD




-- V101F caltrig is sent immediately
-- V101E March 2009
-- Correct BC-Table bits required!
-- Suppress triggers for up to 255 bc
-- after a calibration trigger to avoid
-- triggers generated by
-- 'after-pulses' from Lasers in ECAL.

Institut für Hochenergiephysik		Project:	tcsv2
Title:	Calibration cycle	Designed for tcs chip Version V001C	
Path:	tcs_chip_lib/calibr_sm/fsm		
Edited:	by taurok on 18 Aug 2009		

bgo_warn_test_en_cld <= '0';
bgo_test_en_cld <= '0';
caltrig <= '0';
inh_l1a_cal_cld <= '0';

Consider also case when Bgo commands are not programmed correctly in the BC Table.



Global Actions

Pre Actions:
Post Actions:

Concurrent Statements

State Register Statements

Process Declarations

Clocked Process:
Output Process:

Signals Status



SIGNAL	MODE	DEFAULT	RESET	SCHEME
active_orbit	OUT	'0'	'0'	CLKD
done	OUT	'0'	'0'	CLKD
r_cntr	LOCAL		(others => '0')	CLKD
s_cntr	LOCAL		(others => '0')	CLKD

Package List


LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all; -- ... decr. counters

Architecture Declarations

SIGNAL s_cntr : std_logic_vector(7 downto 0);
SIGNAL r_cntr : std_logic_vector(10 downto 0);



<company name>		Project:	tcsv2
		<enter comments here>	
Title:	<enter diagram title here>		
Path:	tcs_chip_lib/settle_recover_sm/fsm		
Edited:	by taurok on 31 Jul 2009		




Package List

LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 USE ieee.std_logic_arith.all;
 USE ieee.STD_LOGIC_UNSIGNED.all;

Declarations

Ports:

Diagram Signals:



CONCEPT of TIME_SLOT_GENERATOR

NO FUNCTION by this module.

<company name>		Project:	tcs_chip
Title:	<enter diagram title here>		Shows the structure of the TIME_SLOT_GENERATOR
Path:	tcs_chip_lib/time_slot_scheme/struct		
Edited:	by taurok on 30 Mär 2007		