

**Declarations**

**Ports:**

```

ADDR          : std_logic_vector(21 DOWNTO 1)
BCRES         : std_logic
CH0           : std_logic_vector(31 DOWNTO 0)
CH1           : std_logic_vector(31 DOWNTO 0)
CH2           : std_logic_vector(31 DOWNTO 0)
CH3           : std_logic_vector(31 DOWNTO 0)
CLK_FBIN_REC  : std_logic
CLK_REC       : std_logic
EN_REC        : std_logic
L1A           : std_logic
L1RESET       : std_logic
RESERVEVME    : std_logic
RES_DCM       : std_logic
WR_REC        : std_logic
chip_id_h     : std_logic_vector(15 DOWNTO 0)
chip_id_l     : std_logic_vector(15 DOWNTO 0)
CH0_13A       : std_logic_vector(15 DOWNTO 0)
CH0_13B       : std_logic_vector(15 DOWNTO 0)
CH0_24A       : std_logic_vector(15 DOWNTO 0)
CH0_24B       : std_logic_vector(15 DOWNTO 0)
CH1_13A       : std_logic_vector(15 DOWNTO 0)
CH1_13B       : std_logic_vector(15 DOWNTO 0)
CH1_24A       : std_logic_vector(15 DOWNTO 0)
CH1_24B       : std_logic_vector(15 DOWNTO 0)
CH2_13A       : std_logic_vector(15 DOWNTO 0)
CH2_13B       : std_logic_vector(15 DOWNTO 0)
CH2_24A       : std_logic_vector(15 DOWNTO 0)
CH2_24B       : std_logic_vector(15 DOWNTO 0)
CH3_13A       : std_logic_vector(15 DOWNTO 0)
CH3_13B       : std_logic_vector(15 DOWNTO 0)
CH3_24A       : std_logic_vector(15 DOWNTO 0)
CH3_24B       : std_logic_vector(15 DOWNTO 0)
CLK_FBOU_T REC : std_logic
CLK_LOCKED    : std_logic
NDTACK_REC    : std_logic
RESERVE1      : std_logic_vector(15 DOWNTO 0)
RESERVE2      : std_logic_vector(15 DOWNTO 0)
STATUS_REC    : std_logic_vector(1 DOWNTO 0)
TEST0         : std_logic
TEST1         : std_logic
TEST2         : std_logic
TEST3         : std_logic
VDATA        : std_logic_vector(15 DOWNTO 0)
    
```

**Diagram Signals:**

```


SIGNAL BCRESx      : std_logic
SIGNAL BCRes_int  : std_logic
SIGNAL CLK0        : std_ulogic
SIGNAL CLK2X       : std_ulogic
SIGNAL CLKIN       : std_ulogic
SIGNAL L1A_for_spying : std_logic
SIGNAL L1Ax        : std_logic
SIGNAL L1RESETx    : std_logic
SIGNAL L1Res_int  : std_logic
SIGNAL LOCKED      : std_ulogic
SIGNAL RST         : std_ulogic
SIGNAL Res_Orbit_cntr : std_logic
SIGNAL bc_error_flag : std_logic
    
```

**Package List**

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE IEEE.VITAL_Timing.all;
LIBRARY STD;
USE STD.TEXTIO.all;
LIBRARY unisim;
USE unisim.VPKG.all;
USE IEEE.numeric_std.all;
USE unisim.VCOMPONENTS.all;
USE IEEE.VITAL_Primitives.all;
    
```

<company name>		Project:	rec_ca
		V1005	
Title:	<enter diagram title here>		
Path:	rec_ca_lib/rec_chip/struct		
Edited:	by taurok on 23 Aug 2006		




ModuleWare inv: I16  
 Generation: Inline  
 din, dout width: 32 (auto)  
 HDL with specified connections:  
 in\_ch0 <= NOT(i\_ch0);

cmd\_reg(0) = simu\_mode for ch0

INTERFACE Description GCT ==> PSB:  
 Remark: obj1 = highest rank  
 GCT--->|----- PSB ----->|----- Backplane -->|----- REC ----- COND  
 cable0:pin 5,6 ==> pair1 ==> ch1: obj2 then 4 ==> CAX(31:16) ===== CAX24  
 cable0:pin 2,3 ==> pair0 ==> ch0: obj1 then 3 ==> CAX(15:00) ===== CAX13

**Sim-Spy Memory data-mux**


**CHANNEL 0**  
**REC2: CA3**





cmd\_reg(1) = simu\_mode for ch1

Sim-Spy Memory  
data-mux

CHANNEL 1  
REC2: CA4




ModuleWare inv: I13  
 Generation: Inline  
 din, dout width: 32 (auto)  
 HDL with specified connections:  
 in\_ch2 <= NOT(i\_ch2);



cmd\_reg(2) = simu\_mode for ch2

**Sim-Spy Memory data-mux**

**CHANNEL 2 REC2: CA5**



cmd\_reg(3) = simu\_mode for ch3

**Sim-Spy Memory  
data-mux**

**CHANNEL 3  
REC2: CA6**

```


SIGNAL bc_errors      : std_logic_vector(15 DOWNTO 0)
SIGNAL bcF_delay      : std_logic_vector(15 DOWNTO 0)
SIGNAL bcrés_dlyed    : std_logic
SIGNAL clk40          : std_ulogic
SIGNAL clk80          : std_logic
SIGNAL clk_fbin       : std_ulogic
SIGNAL clr            : std_logic
SIGNAL cmd_reg        : std_logic_vector(15 DOWNTO 0)
SIGNAL debug_ch0      : std_logic_vector(7 DOWNTO 0) -- debug output
SIGNAL debug_ch1      : std_logic_vector(7 DOWNTO 0) -- debug output
SIGNAL debug_ch2      : std_logic_vector(7 DOWNTO 0) -- debug output
SIGNAL debug_ch3      : std_logic_vector(7 DOWNTO 0) -- debug output
SIGNAL dtack          : std_logic
SIGNAL ground         : std_ulogic
SIGNAL ground_u       : std_ulogic
SIGNAL i_ch0          : std_logic_vector(31 DOWNTO 0)
SIGNAL i_ch1          : std_logic_vector(31 DOWNTO 0)
SIGNAL i_ch2          : std_logic_vector(31 DOWNTO 0)
SIGNAL i_ch3          : std_logic_vector(31 DOWNTO 0)
SIGNAL in_ch0         : std_logic_vector(31 DOWNTO 0)
SIGNAL in_ch1         : std_logic_vector(31 DOWNTO 0)
SIGNAL in_ch2         : std_logic_vector(31 DOWNTO 0)
SIGNAL in_ch3         : std_logic_vector(31 DOWNTO 0)
SIGNAL inc_bcerrror   : std_logic
SIGNAL max_bc_nr      : std_logic_vector(15 DOWNTO 0)
SIGNAL orbít_nr       : std_logic_vector(31 DOWNTO 0)
SIGNAL out_ch0        : std_logic_vector(31 DOWNTO 0)
SIGNAL out_ch1        : std_logic_vector(31 DOWNTO 0)
SIGNAL out_ch2        : std_logic_vector(31 DOWNTO 0)
SIGNAL out_ch3        : std_logic_vector(31 DOWNTO 0)
SIGNAL rd_regs0_e     : std_logic_vector(7 DOWNTO 0)
SIGNAL rd_regs10_1e   : std_logic_vector(7 DOWNTO 0)
SIGNAL rd_regs20_2e   : std_logic_vector(7 DOWNTO 0)
SIGNAL rec_status     : std_logic_vector(15 DOWNTO 0)
SIGNAL simulating     : std_logic_vector(3 DOWNTO 0)
SIGNAL spy_status0    : std_logic_vector(15 DOWNTO 0)
SIGNAL spy_status1    : std_logic_vector(15 DOWNTO 0)
SIGNAL spy_status2    : std_logic_vector(15 DOWNTO 0)
SIGNAL spy_status3    : std_logic_vector(15 DOWNTO 0)
SIGNAL stat_rec       : std_logic_vector(1 DOWNTO 0)
SIGNAL testmask0      : std_logic_vector(15 DOWNTO 0)
SIGNAL testmask1      : std_logic_vector(15 DOWNTO 0)
SIGNAL testmask2      : std_logic_vector(15 DOWNTO 0)
SIGNAL testmask3      : std_logic_vector(15 DOWNTO 0)
SIGNAL vdii           : std_logic_vector(15 DOWNTO 0)
SIGNAL vdin           : std_logic_vector(15 DOWNTO 0)
SIGNAL vdo0           : std_logic_vector(15 DOWNTO 0)
SIGNAL vdout          : std_logic_vector(15 DOWNTO 0) --to vme
SIGNAL vdout_m0       : std_logic_vector(15 DOWNTO 0) --simspy
SIGNAL vdout_m1       : std_logic_vector(15 DOWNTO 0)
SIGNAL vdout_m2       : std_logic_vector(15 DOWNTO 0) --simspy
SIGNAL vdout_m3       : std_logic_vector(15 DOWNTO 0)
SIGNAL vdout_m4       : std_logic_vector(15 DOWNTO 0) --simspy
SIGNAL vdout_m5       : std_logic_vector(15 DOWNTO 0)
SIGNAL vdout_m6       : std_logic_vector(15 DOWNTO 0) --simspy
SIGNAL vdout_m7       : std_logic_vector(15 DOWNTO 0)
SIGNAL version_h      : std_logic_vector(15 DOWNTO 0)
SIGNAL version_l      : std_logic_vector(15 DOWNTO 0)
SIGNAL vme_addr       : std_logic_vector(21 DOWNTO 1)
SIGNAL vme_dis_rd     : std_ulogic
SIGNAL vme_en         : std_logic
SIGNAL vme_en_spy     : std_logic_vector(7 DOWNTO 0) -- to mem's

```


IBUFG and IBUF are placed on uppermost hierarchy.

CLK\_FBIN\_REC = not used


**CLK\_FBIN\_REC**







**CLK\_REC**



**RES\_DCM**




GTS=1 ==> All IOB into highZ  
GSR=1 ==> Reset/Set set all FF



```

eb3
3
ground <= '0';
ground_u <= '0';
    
```


**CLOCK DCM**



**IOBUF:**  
T= 1: IO=Z, O=X vme writing or inactive  
T= 0: IO=I, O=I vme read





g1: FOR i IN 0 TO 15 GENERATE




Frame Declarations

**BIDIRECTIONAL VME DATA BUS**







```

eb5
5
version_h <= X"0000";
version_l <= X"1005";
    
```

chip\_id\_h    chip\_id\_h : (15:0)

chip\_id\_l    chip\_id\_l : (15:0)

```


eb6
6
rec_status(15 downto 8) <= X"00";
rec_status(7) <= bc_error_flag;
rec_status(6) <= '0';
rec_status(5) <= stat_rec(1);
rec_status(4) <= stat_rec(0);
rec_status(3) <= simulating(3);
rec_status(2) <= simulating(2);
rec_status(1) <= simulating(1);
rec_status(0) <= simulating(0);
    
```

**VME decoder**  
**VME registers**

V1004: spy\_status(15:0)...new  
V1005: orbit\_nr\_h/l

# STATUS Encoder


- 00 REC chip is DISCONNECTED ... default status when READY=0 & after power up
- 01 REC chip is BUSY ... during transfer of test data <= 'simulating=1'
- 10 REC chip is READY ... when CMD\_REG(4) is set =1
- 11 REC chip is ERROR ... error status after enabled bc\_error



cmd\_reg  
(3:0) simu\_mode  
4: REC\_IS\_READY  
5: EN\_BC\_ERROR

eb7  
7  
-- eb6 6  
RESERVE2 <= (others => '0');  
RESERVE1 <= (others => '0');

## Spare signals are unused



```

SIGNAL vme_en_spy      : std_logic_vector(7 DOWNTO 0) -- to mem's
SIGNAL vme_en         : std_logic
SIGNAL vme_rd_spy     : std_logic_vector(7 DOWNTO 0) -- to vme read mux
SIGNAL vme_we_spy     : std_logic_vector(7 DOWNTO 0) -- to mem's
SIGNAL vme_wr         : std_logic
SIGNAL wr_regs10_1e   : std_logic_vector(7 DOWNTO 0)
SIGNAL wr_regsf0_fe   : std_logic_vector(7 DOWNTO 0)

```




**Because of fatal error in ModelSim  
I inserted the Xilinx52 defaultvalues  
with CLKIN\_PERIOD 23.000 as in PSB chip.  
Since then Modelsim runs without fatal error.**

```

TimingChecksOn      = true                ( boolean )
InstancePath        = "*"                 ( string )
Xon                  = true                ( boolean )
MsgOn                = false              ( boolean )
thold_PSEN_PSCLK_negedge_posedge = 0.010 ns ( VitalDelayType )
thold_PSEN_PSCLK_posedge_posedge = 0.010 ns ( VitalDelayType )
thold_PSINCDEC_PSCLK_negedge_posedge = 0.010 ns ( VitalDelayType )
thold_PSINCDEC_PSCLK_posedge_posedge = 0.010 ns ( VitalDelayType )
tipd_CLKFB          = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_CLKIN          = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_DSSEN          = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_PSCLK          = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_PSEN           = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_PSINCDEC       = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_RST            = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tpd_CLKIN_LOCKED    = (0.100 ns, 0.100 ns) ( VitalDelayType01 )
tpd_PSCLK_PSDONE    = (0.100 ns, 0.100 ns) ( VitalDelayType01 )
tperiod_CLKIN_POSEDGE = 1.111 ns          ( VitalDelayType )
tperiod_PSCLK_POSEDGE = 1.111 ns          ( VitalDelayType )
tpw_CLKIN_negedge   = 0.010 ns           ( VitalDelayType )
tpw_CLKIN_posedge   = 0.010 ns           ( VitalDelayType )
tpw_PSCLK_negedge   = 0.010 ns           ( VitalDelayType )
tpw_PSCLK_posedge   = 0.010 ns           ( VitalDelayType )
tpw_RST_posedge     = 0.010 ns           ( VitalDelayType )
tsetup_PSEN_PSCLK_negedge_posedge = 0.010 ns ( VitalDelayType )
tsetup_PSEN_PSCLK_posedge_posedge = 0.010 ns ( VitalDelayType )
tsetup_PSINCDEC_PSCLK_negedge_posedge = 0.010 ns ( VitalDelayType )
tsetup_PSINCDEC_PSCLK_posedge_posedge = 0.010 ns ( VitalDelayType )
CLKDV_DIVIDE        = 2.0                 ( real )
CLKFX_DIVIDE        = 1                   ( integer )
CLKFX_MULTIPLY      = 4                   ( integer )
CLKIN_DIVIDE_BY_2   = false               ( boolean )
CLKIN_PERIOD        = 23.000              ( real )
CLKOUT_PHASE_SHIFT  = "NONE"              ( string )
CLK_FEEDBACK        = "1X"                ( string )
DESKEW_ADJUST       = "SYSTEM_SYNCHRONOUS" ( string )
DFS_FREQUENCY_MODE  = "LOW"               ( string )
DLL_FREQUENCY_MODE  = "LOW"               ( string )
DSS_MODE             = "NONE"              ( string )
DUTY_CYCLE_CORRECTION = true              ( boolean )
FACTORY_JF          = X"C080"              ( bit_vector )
MAXPERCLKIN         = 1000000 ps          ( time )
MAXPERPSCLK         = 100000000 ps        ( time )
PHASE_SHIFT         = 0                   ( integer )
SIM_CLKIN_CYCLE_JITTER = 300 ps           ( time )
SIM_CLKIN_PERIOD_JITTER = 1000 ps         ( time )
STARTUP_WAIT        = false               ( boolean )

```

# BCRES Delay



...000A= BC\_ERRORS

Res\_Evnr\_int, L1A\_int, Res\_Orbitnr\_int, inc\_bccerror  
go to Testpoints only to check backplane signals.

# TIM Signal Decoder & BC\_counter & bc\_error counter

### Testpoint 0

- vme\_en ○
- wr regsf0 fe(0) : (7:0) ○
- out ch1(31) : (31:0) ○
- out ch1(15) : (31:0) ○
- out ch0(31) : (31:0) ○
- out ch0(15) : (31:0) ○
- BCRes\_int ○
- simulating(0) : (3:0) ○
- debug\_ch0(7) : (7:0) ○
- debug\_ch0(6) : (7:0) ○
- debug\_ch0(5) : (7:0) ○
- debug\_ch0(4) : (7:0) ○
- debug\_ch0(3) : (7:0) ○
- debug\_ch0(2) : (7:0) ○
- debug\_ch0(1) : (7:0) ○
- debug\_ch0(0) : (7:0) ○

### Testpoint 1

- vme\_wr ○
- wr regsf0 fe(4) : (7:0) ○
- rd\_regsf0\_e(0) : (7:0) ○
- rd\_regsf10\_1e(0) : (7:0) ○
- wr\_regsf10\_1e(0) : (7:0) ○
- vme\_rd\_spy(0) : (7:0) ○
- L1Res\_int ○
- simulating(1) : (3:0) ○
- debug\_ch1(7) : (7:0) ○
- debug\_ch1(6) : (7:0) ○
- debug\_ch1(5) : (7:0) ○
- debug\_ch1(4) : (7:0) ○
- debug\_ch1(3) : (7:0) ○
- debug\_ch1(2) : (7:0) ○
- debug\_ch1(1) : (7:0) ○
- debug\_ch1(0) : (7:0) ○

### Testpoint 2

- dtack ○
- wr regsf0 fe(1) : (7:0) ○
- out\_ch3(31) : (31:0) ○
- out\_ch3(15) : (31:0) ○
- out\_ch2(31) : (31:0) ○
- out\_ch2(15) : (31:0) ○
- inc\_bccerror ○
- simulating(2) : (3:0) ○
- debug\_ch2(7) : (7:0) ○
- debug\_ch2(6) : (7:0) ○
- debug\_ch2(5) : (7:0) ○
- debug\_ch2(4) : (7:0) ○
- debug\_ch2(3) : (7:0) ○
- debug\_ch2(2) : (7:0) ○
- debug\_ch2(1) : (7:0) ○
- debug\_ch2(0) : (7:0) ○

### Testpoint 3

- clk40 ○
- wr regsf0 fe(3) : (7:0) ○
- wr regsf0 fe(2) : (7:0) ○
- wr regsf0 fe(5) : (7:0) ○
- vme\_en\_spy(0) : (7:0) ○
- vme\_we\_spy(0) : (7:0) ○
- bccres\_dlyed ○
- simulating(3) : (3:0) ○
- debug\_ch3(7) : (7:0) ○
- debug\_ch3(6) : (7:0) ○
- debug\_ch3(5) : (7:0) ○
- debug\_ch3(4) : (7:0) ○
- debug\_ch3(3) : (7:0) ○
- debug\_ch3(2) : (7:0) ○
- debug\_ch3(1) : (7:0) ○
- debug\_ch3(0) : (7:0) ○

VME control signals

switching bit 15

VME registers

BCRes, bccerror  
mux control signal

All debug signals of  
all sim\_spy ctrl instances


Debug signals from sim\_spy control:

```
debug(7) <= start_syy;
debug(6) <= stop_syy;
debug(5) <= start_syuend;
debug(4) <= stop_syuend;
debug(3) <= set_ensimspy;
debug(2) <= clr_ensimspy;
debug(1) <= stop_syncff;
debug(0) <= stop_syncff1;
```

```
run_v          <= wr_regsf0_fe(0); -- start immediately and run without stopping
run_v_u_end    <= wr_regsf0_fe(1); -- start immediately and run 1x until end of memory
run_sync       <= wr_regsf0_fe(2); -- start at begin of orbit and run without stopping
run_sync_u_end <= wr_regsf0_fe(3); -- start at begin of orbit and run 1x until end of orbit
stop_v         <= wr_regsf0_fe(4); -- stop immediately
stop_sync      <= wr_regsf0_fe(5); -- stop at end of orbit
stop_spying_with_next_L1A <= wr_regsf0_fe(4); -- L1A stops immediately
```

- debug\_ch3 : (7:0) ○
- debug\_ch2 : (7:0) ○
- debug\_ch1 : (7:0) ○
- simulating : (3:0) ○
- wr\_regsf0\_fe(0) : (7:0) ○

-- not simulated, copied from tim\_chip



# TESTPOINTS

**V1004: Stop spying with L1A, SPY\_STATUS registers**  
**V1005: ORBIT counter**

**Declarations****Ports:**

```

L1A_for_spying      : std_logic
Res_Orbit_cntr     : std_logic
bc_res_dlyd        : std_logic
clk40              : std_logic
clk80             : std_logic
clr               : std_logic
din              : std_logic_vector(15 DOWNTO 0)
res_orb_with_bcr   : std_logic
simu_mode         : std_logic
vaddr            : std_logic_vector(21 DOWNTO 1)
vdin            : std_logic_vector(15 DOWNTO 0)
vme_en_spy       : std_logic
vme_we_spy       : std_logic
wr_regsf0_fe     : std_logic_vector(7 DOWNTO 0)
dout            : std_logic_vector(15 DOWNTO 0)
orbit_nr        : std_logic_vector(31 DOWNTO 0)
s_debug         : std_logic_vector(7 DOWNTO 0) -- debug output
simulating      : std_logic
spy_status      : std_logic_vector(15 DOWNTO 0)
vdout_spy       : std_logic_vector(15 DOWNTO 0)

```

**Diagram Signals:**

```

SIGNAL en_simspy      : std_logic
SIGNAL sel_sim_data   : std_logic
SIGNAL sim_data      : std_logic_VECTOR(15 DOWNTO 0)
SIGNAL simspy_addr   : std_logic_vector(12 DOWNTO 0)
SIGNAL we_simspy     : std_logic

```

**Package List**

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;

```

<company name>		Project:	rec_ca
		<enter comments here>	
Title:	<enter diagram title here>		
Path:	rec_ca_lib/rec_channel/struct		
Edited:	by taurok on 23 Aug 2006		



# SIM\_SPY Control & memory V1005

