

+1.5V
POWER

V_D[7:0]_COND
V_DCLK_COND[2:1]
V_NSTATUS_COND[2:1]
V_DONE_COND[2:1]
V_NCONFIG_COND[2:1]
NSYSRES_COND
NVME_CONF_COND
STATUS_SEL_PR_COND
CLK_CONF
CONF COND

V_CCLK_REC[3:1]
V_DIN_REC[3:1]
V_NINIT_REC[3:1]
V_DONE_REC[3:1]
V_NPROG_REC[3:1]
NSYSRES_REC
NVME_CONF_REC
STATUS_SEL_PR_REC
CLK_CONF
CONF REC

FRONT
VME_LED
INACTIVE
RUNNING
SET_RUNNING
LOCKED_LED
FPGAS_LED
TEST0_COND1
TEST0_COND2

VME_LED
INACTIVE
RUNNING
SET_RUNNING
LOCKED_LED
FPGAS_LED
V_CCLK_REC[3:1]
V_DIN_REC[3:1]
V_NINIT_REC[3:1]
V_DONE_REC[3:1]
V_NPROG_REC[3:1]
NSYSRES_REC
NVME_CONF_REC
STATUS_SEL_PR_REC
V_DCLK_COND[2:1]
V_NSTATUS_COND[2:1]
V_DONE_COND[2:1]
V_NCONFIG_COND[2:1]
NSYSRES_COND
NVME_CONF_COND
STATUS_SEL_PR_COND
EN_COND[2:1]
EN_ALGO[2:1]
WR_COND
NDTACK[5:1]

CLKLK_EN[2:1]
RES_DCM[3:1]
CLK_LOCKED[5:1]
STAT_5[1]_1[0:0]
VA_1[21:1]
VD_1[15:0]
EN_REC[3:1]
WR_REC
CLK_VME64
CLK_VME
JTAG_IP_OFF
V_SEL_CABLES
V_SEL_BACKPL
V_XIL_JTAG[3:1]
V_XIL_TO_VME
V_ALT_JTAG[3:1]
V_ALT_TO_VME
RESERVE[5:1]
BCRES_VME
STAT_GTL_3[0]
RDROST_L
STROB_I[2:0]
BX_L[11:0]

VME

INACTIVE
JTAG_IP_OFF
V_SEL_CABLES
V_SEL_BACKPL
V_XIL_JTAG_3[1]
V_XIL_TO_VME
V_ALT_JTAG_3[1]
V_ALT_TO_VME
NTRSTB
TMSB
TCKB
TDIB
TDOB

JTAG

MUON12_29[0]
MUON34_29[0]
CA[1:2]31[0]
RESERVEVME
VDATA_15[0]
ADDR_21[1]
EN_REC1
WR_REC1
NDTACK_REC
BCRES
LIA
LIRESET
BX_L[11:0]
STROB_L[2:0]
RDROST_L
STAT_11_3[0]

GTL_BACK_CONNECTION

CLK_VME64
CLK_VME
CLK_CONF
CLK_COND[2:1]
CLK80_COND[2:1]
CLK_REC[3:1]
RESET_GTL
NRESET_GTL
LIA_GTL
NLIA_GTL
BCRES_GTL
NBCRES_GTL
CLK_GTL
NCLK_GTL

CLOCK

ADDR_21[1]
VDATA_15[0]
ENCOND
ENALGO
NSTATUS_COND
NINIT_REC
LIRESET
LIRESET
BCRES
LIA
RESERVE1_15[0:0]
RESERVE2_15[0:0]
RESERVE3_15[0:0]
RESERVEVME
CLKLKEN
CLKLOCKED
TEST0_LEMO
ALGOSTROB_2[0]
ALGO_95[0]
STAT_1[0]
MU1_29[0]
MU3_29[0]
CA[1:2]13_15[0:0]
CA[1:2]24_15[0:0]
CA[3:6]13_15[0:0]
CA[3:6]24_15[0:0]
CA[7:10]13_15[0:0]
CA[7:10]24_15[0:0]

COND1

MU1_29[0]_1[2]
MUON12_29[0]
MU3_29[0]_1[2]
MUON34_29[0]
CA[1:2]31[0]
RESERVEVME
CA[1:2]24_15[0]_1[2]
VDATA_15[0]
ADDR_21[1]
EN_REC1
WR_REC1
NDTACK_REC
BCRES
LIA
LIRESET
STAT_REC1_1[0]
RESERVE1_15[0]
RESERVE2_15[0]
CLK_LOCKED
RES_DCM
CLK_REC1

REC1

CA[3:6]13_15[0]_1[2]
CA[3:6]31[0]
RESERVEVME
VDATA_15[0]
ADDR_21[1]
EN_REC2
WR_REC2
NDTACK_REC
BCRES
LIA
LIRESET
STAT_REC2_1[0]
RESERVE1_15[0]
RESERVE2_15[0]
CLK_LOCKED
RES_DCM
CLK_REC2

REC2

CA[7:10]13_15[0]_1[2]
CA[7:10]31[0]
RESERVEVME
VDATA_15[0]
ADDR_21[1]
EN_REC3
WR_REC3
NDTACK_REC
BCRES
LIA
LIRESET
STAT_REC3_1[0]
RESERVE1_15[0]
RESERVE2_15[0]
CLK_LOCKED
RES_DCM
CLK_REC3

REC3

ADDR_21[1]
VDATA_15[0]
ENCOND
ENALGO
NSTATUS_COND
NINIT_REC
LIRESET
LIRESET
BCRES
LIA
RESERVE1_15[0:0]
RESERVE2_15[0:0]
RESERVE3_15[0:0]
RESERVEVME
CLKLKEN
CLKLOCKED
TEST0_LEMO
ALGOSTROB_2[0]
ALGO_95[0]
STAT_1[0]
MU1_29[0]
MU3_29[0]
CA[1:2]13_15[0:0]
CA[1:2]24_15[0:0]
CA[3:6]13_15[0:0]
CA[3:6]24_15[0:0]
CA[7:10]13_15[0:0]
CA[7:10]24_15[0:0]

COND2

Receiver-chips
CAxx13_15[0:0] = CAxx_31[16]
CAxx24_15[0:0] = CAxx_15[0]



GTL_FDL_CONNECTION

ALGO_S_5[3]
ALGO_191[96]
ALGO_S_2[0]
ALGO_95[0]


EN_COND2
EN_ALGO2
NDTACK5
LIRESET5
BCRES5
LIA5

GTL-BOARD-9U

GTL9U





Place Test points for internal CLOCK signals close to receiving chips.
Place Serial Term. Resistors close to CDC586



<h1>GTL-BOARD-9U</h1>		
<h2>CLOCK</h2>		
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1	
modified by: HB		8-9-2005_17:40
checked by: AT		8-8-2005_13:41



NORD MIS_095 connector

SOUTH MIS_095 connector



MEZZ1020
MIS_095-01-1-D
SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.200405

MEZZ1020
MIS_095-01-1-D
SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.200405



MEZZ1020 - MEZZ1020
MIS_095-01-1-D
SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.200405

MEZZ1020 - MEZZ1020
MIS_095-01-1-D
SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.200405





MEZZ1020


COND1

HEPHY VIENNA ELEKTRONIK I	sheet 1 of 3
modified by: HB280604	7-5-2005_11:15
checked by: CHECKER	0-00-0000_00:00

WEST MIS_095 connector

EAST MIS_095 connector















<h1>MEZZ1020</h1>	
<h2>COND1</h2>	
HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: HB280604	8-9-2005_16:52
checked by: AT	8-9-2005_16:42

WEST MIS_095 connector

EAST MIS_095 connector






MEZZ1020

COND2

HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: HB280604	8-9-2005_16:49
checked by: CHECKER	0-00-0000_00:00



GTL-BOARD-9U CONF COND


HEPHY VIENNA ELEKTRONIK I	sheet 1 of 1
modified by: HB	8-8-2005_17:11
checked by: AT	8-8-2005_16:00

MASTER MODE uses PROMS to re-configure the FPGA
 SLAVE MODE =111, MASTER MODE =000

SWITCH BETWEEN PROM - AND VME- PROGRAMMING

HSWAP = high => IO=Z before configuration (default)
 HSWAP = low => IO=pullup high before configuration

REC1 chip



JTAG pins : See JTAG circuits

See CHIP schematic to find:

- HSWAP_EN_XXX
- NPWRDWN_B
- DOUT_XXX


On Mezzanine boards you find: M0,M1,M2

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx JTAG Programmer software. Serial output is the default programming mode.

GTL-BOARD-9U

CONF REC

HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 3
modified by: HB	8-10-2005_9:03
checked by: AT	8-8-2005_17:34




JTAG pins : See JTAG circuits

See CHIP schematic to find:
 HSWAP_EN_XXX
 NPWRDWN_B
 DOUT_XXX
 On Mezzanine boards you find: M0,M1,M2

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx JTAG Programmer software. Serial output is the default programming mode.

GTL-BOARD-9U	
CONF REC	
HEPHY VIENNA ELEKTRONIK 1	sheet 2 of 3
modified by: HB	8-8-2005_17:38
checked by: AT	8-8-2005_17:34





JTAG pins : See JTAG circuits

See CHIP schematic to find:
 HSWAP_EN_XXX
 NPWRDWN_B
 DOUT_XXX
 On Mezzanine boards you find: M0,M1,M2


The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx JTAG Programmer software. Serial output is the default programming mode.

GTL-BOARD-9U	
CONF REC	
HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: HB	8-8-2005_17:39
checked by: AT	8-8-2005_17:34


DISPLAY



Front Panel Drills



INTERLOCK



GTL-BOARD-9U

FRONT

HEPHY VIENNA
ELEKTRONIK 1


sheet 1 of 1

modified by: HB








8-9-2005_17:43

checked by: AT

7-4-2005_14:24



<h1>GTL-BOARD-9U</h1>	
<h2>GTL_BACK_CONNECTION</h2>	
HEPHY VIENNA ELEKTRONIK I	sheet 1 of 1
modified by: HB	8-9-2005_9:13
checked by: AT	2-28-2005_13:57



GTL-BOARD-9U




GTL FDL CONNECTION

HEPHY VIENNA ELEKTRONIK I	sheet 1 of 1
modified by: HB	7-4-2005_14:29
checked by: AT	6-1-2005_9:09

VREF is adjustable for other future download device
 Set VREF =3.3V for Parallel CableIV : JP16 =OFF

JTAG-chain-selection:
 JTAG-cables-jumper = IN => MasterBlaster and Par.-cable IV selected
 JTAG-cables-jumper = OUT and VME-chip not ready => Backplane selected
 JTAG-cables-jumper = OUT and VME-chip ready => selection by VME

to/from sheet 2 (JTAG-chain for XILINX)



to/from VME-chip

to/from VME-chip
 (VME-JTAG for XILINX)


to/from VME-chip
 (VME-JTAG for ALTERA)

to/from sheet 2 (JTAG-chain for ALTERA)

JTAG-busses:
 TCK => xx_JTAG3
 TMS => xx_JTAG2
 from VME => xx_JTAG1

FROM/TO BACKPLANE
 via bus-switches

GTL-BOARD-9U		
JTAG		
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 3	
modified by: HB		8-9-2005_17:44
checked by: AT		8-9-2005_11:36




to MasterBlaster
to Backplane
to VME-chip

to sheet 1 (JTAG-chain for ALTERA)

from sheet 1 (JTAG-chain for ALTERA)

<h1>GTL-BOARD-9U</h1>	
<h2>JTAG</h2>	
HEPHY VIENNA ELEKTRONIK I	sheet 2 of 3
modified by: HB	8-9-2005_17:46
checked by: AT	8-9-2005_12:00



GTL-BOARD-9U

JTAG

HEPHY VIENNA
ELEKTRONIK 1

sheet 3 of 3


modified by: HB

8-9-2005_17:50

checked by: AT

8-9-2005_12:10

LM1084 Linear 5A Voltage Regulator




$$V_{out} = V_{ref}(1 + R_x / R_7) + I_{adj} \cdot R_x$$

$$R_x = R_6 \cdot R_8 / (R_6 + R_8)$$

$$V_{ref} = 1.25V$$

$$I_{adj} = 1.25 / R_7 = 10 \text{ mA}$$


LM1084 Linear 5A Voltage Regulator



GTL-BOARD-9U POWER

HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 2
modified by: HB	8-9-2005 12:28
checked by: AT	8-9-2005 12:10

LM1084 Linear 5A Voltage Regulator



Heatsink must be mounted isolated

GTL-BOARD-9U POWER

HEPHY VIENNA
ELEKTRONIK 1

sheet 2 of 2

modified by: HB





8-9-2005 12:29

checked by: AT

8-8-2005 10:23

NORD MIS_076 connector


SOUTH MIS_076 connector




Receiver-chips
CAxx13_[15:0] = CAxx_[31:16]
CAxx24_[15:0] = CAxx_[15:0]

MEZZ957	
RECI	
HEPHY VIENNA ELEKTRONIK I	sheet 1 of 3
modified by HB	8-8-2005 11:06
checked by: CHECKER	0-00-0000 00:00

WEST MIS_095 connector




SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.050705




SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.050705

Receiver-chips
CAXx13_[15:0] = CAXx_[31:16]
CAXx24_[15:0] = CAXx_[15:0]

EAST MIS_095 connector



SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.050705



SYM_CHECK-MP-TS.050705
DECAL_CHECK-MP-TS.050705

bank7
bank6

MEZZ957


REC1

HEPHY VIENNA ELEKTRONIK I sheet 2 of 3

modified by: HB 8-8-2005_11:06

checked by: CHECKER 0-00-0000_00:00


TESTPOINTS on input data







TIMING Signals



Select LV1V5_XIL for GTLP signals




Configuration DOUT




VREFs = 1.0 V for GTLP-bus



to COND-chips




from backplane



to backplane



VME-signals



DRILLs for Mezzanine board







MEZZ957

REC1

HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: HB	8-9-2005_17:24
checked by: AT	8-9-2005_17:01

NORM MIS_076 connector

SOUTH MIS_076 connector



Receiver-chips
 CAxx13_[15:0] = CAxx_[31:16]
 CAxx24_[15:0] = CAxx_[15:0]

MEZZ957	
REC2	
HEPHY VIENNA ELEKTRONIK I	sheet 1 of 3
modified by HB	8-8-2005 11:25
checked by: CHECKER	0-00-0000 00:00





SYM_CHECK=MP+TS,050705
 DECAL_CHECK=MP+TS,050705

SYM_CHECK=MP+TS,050705
 DECAL_CHECK=MP+TS,050705

WEST MIS_095 connector

Receiver-chips
CAxx13_[15:0] = CAxx_[31:16]
CAxx24_[15:0] = CAxx_[15:0]

EAST MIS_095 connector



MEZZ957



REC2

HEPHY VIENNA ELEKTRONIK I	sheet 2 of 3
modified by: HB	8-8-2005_11:08
checked by: CHECKER	0-00-0000_00:00

TIMING Signals




TESTPOINTS on input data



DRILLS for Mezzanine board





Configuration DOUT





to backplane




Select LV1V5_XIL for GTLP signals



VME-signals



VREF=1.0V for GTLP-bus







MEZZ957

REC2

HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: HB	8-9-2005_17:22
checked by: CHECKER	0-00-0000_00:00

NORD MIS_076 connector


SOUTH MIS_076 connector




Receiver-chips
 CAxx13_[15:0] = CAxx_[31:16]
 CAxx24_[15:0] = CAxx_[15:0]

MEZZ957	
REC3	
HEPHY VIENNA ELEKTRONIK I	sheet 1 of 3
modified by HB	8-8-2005 11:09
checked by: CHECKER	0-00-0000 00:00

TESTPOINTS on input data




TIMING Signals




DRILLS for Mezzanine board




Select LV1V5_XIL for GTLP signals



Configuration DOUT



to COND-chips





from backplane




to backplane



VME-signals




VREF=1.0V for GTLP-bus



MEZZ957

REC3

HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: HB	8-9-2005_17:25
checked by: AT	8-9-2005_17:22





IC23
VME_CHIP_GTL
EP1K100QC208-3
PQFP208
 @NAME=VME_CHIP_GTL


JTAG-busses:
 TCK => xx_JTAG3
 TMS => xx_JTAG2
 from VME => xx_JTAG1

GTL-BOARD-9U
VME

HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 2
modified by: HB	8-9-2005_15:44
checked by: AT	8-9-2005_15:36



This pin is the power or ground for the ClockLock and ClockBoost circuitry of a PLL. To ensure noise resistance, the power and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the power and ground to the rest of the device. If the PLL is not used, this power or ground pin should be connected to VCCINT or GNDINT, respectively.





REMARKS:
 3.3V fehlen: 22 42 118 146.....pdf falsch?? Ja, pinfile ist Referenz, H
 2.5V fehlen: 33 48 91 130 201....pdf falsch?? Ja, pinfile ist Referenz,
 Dedicated inputs als GND definiert: 78 80 182 184
 Unused CLK pin als GND definiert: 183

GTL-BOARD-9U

VME

HEPHY VIENNA ELEKTRONIK 1	sheet 2 of 2
modified by: HB	8-9-2005_15:49
checked by: AT	8-9-2005_15:36

47 Ohm resistors protect the Virtex drivers against overvoltage spikes.



Keep NDTACK NBERR inactive while VME64X chip is unconfigured


inverted values

Geographical Addresses

Parity bit: for odd parity


slot=1: GA=0 0001 => GAP=0
 slot=2: GA=0 0010 => GAP=0
 slot=3: GA=0 0011 => GAP=1
 etc

See VME64x.pdf page 10 Table 3-1



Protection Resistors against voltage spikes from backplane.


D1 = VCC on BACK6U
 D1 = LV3V3bias on BACK9U




VME64 CONNECTOR 1

LV2V5_V not used anymore

GTL9U must not be inserted into the 6U Backplane!!!



Unused 2.5V plane can be connected to 3.3V optionally on 9U backplane if GTL-6U is not used anymore in Crate
 Do not solder this part.




Do not use LV2V5 and LV1V8 from BACKPLANE-6U
 LV2V5 and LV1V8 will not be connected on the Backplane-9U

GTL-BOARD-9U

VME INTERFACE

HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 3
modified by: HB	8-9-2005_16:25
checked by: AT	8-9-2005_15:56






REMARKS:
 3.3V fehlen: 22 42 118 146.....pdf falsch?? Ja, pinfile ist Referenz, HB
 2.5V fehlen: 33 48 91 130 201.....pdf falsch?? Ja, pinfile ist Referenz, HB
 Dedicated inputs als GND definiert: 78 80 182 184
 Unused CLK pin als GND definiert: 183

Baseaddress
 JP: 1-2 => 1
 JP: 2-3 => 0
 S31-S24 not used by VME64
 S31-S24 necessary for standard VME logic

GTL-BOARD-9U

VME INTERFACE



This pins are the power or ground for the ClockLock and ClockBoost circuitry of a PLL. To ensure noise resistance, the power and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the power and ground to the rest of the device. If the PLL is not used, this power or ground pin should be connected to VCCINT or GNDINT, respectively.

REMARKS:
 3.3V pins 22 42 118 146 are missing on EP1K10. See pinfile as reference, HB 200803
 2.5V pins 33 48 91 130 201 are missing on EP1K10. See pinfile as reference, HB 200803
 Unused CLK pin 183 is defined as GND.

GTL-BOARD-9U

VME INTERFACE

HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: HB	8-9-2005_16:36
checked by: AT	8-9-2005_16:35