



VME SLOT 7 TCS board




— CH 7D [4:0]
— CH_7D_[4:0]N TCS_[27:0]

VME SLOT 10 FDL board




— CH 10D [4:0]
— CH_10D_[4:0]N FDL_[27:0]



We use RXCLK_ to check if Channel Links are working correctly

VME SLOT 7 TCS board


for Event Manager



— CH 7E [4:0]
— CH_7E_[4:0]N TCS_E[27:0]


VME SLOT 10 FDL board

for Event Manager



— CH 10E [4:0]
— CH_10E_[4:0]N FDL_E[27:0]

— RXCLK_[13:0]
— EN_CHLINK[13:0]



Pull down R's keep REC chips off during FPGA configuration


GTFE-BOARD-9U

CHLINKS


HEPHY VIENNA ELEKTRONIK 1		sheet 1 of 3
modified by: A.T		1-3-2005 14:50
checked by: AT		030105

3.3V...135mA/chip


VME SLOT 9 PSB0 board: Technical Triggers




VME SLOT 14 PSB2 board: Calo Trigger data





VME SLOT 16 TIM board



VME SLOT 13 PSB1 board: Calo Trigger data



VME SLOT 15 PSB3 board: Calo Trigger data






GTFE-BOARD-9U	
CHLINKS	
HEPHY VIENNA ELEKTRONIK 1	sheet 2 of 3
modified by: A.T	1-3-2005 14:54
checked by: AT	030105

VME SLOT 18 GMTA board: Global Muon Trigger




VME SLOT 19 PSB4 board: mip/quiet bits

VME SLOT 21 PSB6 board: mip/quiet bits






VME SLOT 18 GMTB board: Global Muon Trigger


VME SLOT 20 PSB5 board: mip/quiet bits




GTFE-BOARD-9U	
CHLINKS	
HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: A.T	1-3-2005 14:56
checked by: AT	03-01-05



JUMPER settings 40 in ==> 80 MHz out



DAQ-SLINK below EVM-SLINK




GTFE-CARD-9U	
CLOCK_GTFE	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by: AT	1-3-2005_14
checked by: AT	030105

DAQ chip

MASTER MODE uses PROMS to re-configure the FPGA

SLAVE MODE =111, MASTER MODE =000

SWITCH BETWEEN PROM - OR VME- PROGRAMMING



Nets go to Mezzanine board

CLK: IN
 /CF: OUT; OPEN DRAIN
 /CF: Allows JTAG CONFIG instruction to initiate FPGA configuration without powering down FPGA. This is an open-drain output that is pulsed Low by the JTAG CONFIG command.
 OE/RESET: BIDIR and OPEN DRAIN
 OE/RESET: When Low, this input holds the address counter reset and the DATA output is in a Low while the PROM is reset. Polarity is NOT programmable.
 high-impedance state. This is a bidirectional open-drain pin that is held
 /CE: IN
 /CE: When CE is High, the device is put into low-power standby mode, the address counter is reset, and the DATA pins are put in a high-impedance state.
 /CEO: OUT
 /CEO Chip Enable Output (CEO) is connected to the CE input of the next PROM in the chain. This output is Low when CE is Low and OE/RESET input is High, AND the internal address counter has been incremented beyond its Terminal Count (TC) value. CEO returns to High when OE/RESET goes Low or CE goes High.

1st PROM

See DAQ_CHIP schematic to find:
 HSWAP_EN_DAQ
 NPWRDWN_B
 DOUT_DAQ
 On Mezzanine board for DAQ you find: M0,M1,M2

2nd PROM

Important: REFDES in CONF_GTFE und JTAG schematics shall agree!!

While running NPROG_DAQ_V reconfigures FPGA from Proms. (FPGA=master mode)
 While running JTAG can reconfigure FPGA with new Prom content (FPGA=master mode)

Selecting Configuration Modes We use serial mode only.

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx JTAG Programmer software. Serial output is the default programming mode.

3rd PROM

4th PROM

JTAG pins of PROMS : See JTAG circuits


GTFE-CARD-9U	
CONF GTFE	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 2
modified by: A.TAUROK	12-22-2004_15:13
checked by: HB	221204

SWITCH BETWEEN PROM - OR VME- PROGRAMMING



EVM chip

Nets go to Mezzanine board



1st PROM

2nd PROM

3rd PROM

4th PROM

CLK: IN
 /CF: OUT; OPEN DRAIN
 /CF: Allows JTAG CONFIG instruction to initiate FPGA configuration without powering down FPGA. This is an open-drain output that is pulsed Low by the JTAG CONFIG command.
 OE/RESET: BIDIR and OPEN DRAIN
 OE/RESET: When Low, this input holds the address counter reset and the DATA output is in a Low while the PROM is reset. Polarity is NOT programmable. high-impedance state. This is a bidirectional open-drain pin that is held
 /CE: IN
 /CE: When CE is High, the device is put into low-power standby mode, the address counter is reset, and the DATA pins are put in a high-impedance state.
 /CEO: OUT
 /CEO Chip Enable Output (CEO) is connected to the CE input of the next PROM in the chain. This output is Low when CE is Low and OE/RESET input is High, AND the internal address counter has been incremented beyond its Terminal Count (TC) value. CEO returns to High when OE/RESET goes Low or CE goes High.

Important: REFDES in CONF_GTFE und JTAG schematics shall agree!!

While running NPROG_DAQ_V reconfigures FPGA from Proms. (FPGA=master mode)
 While running JTAG can reconfigure FPGA with new Prom content (FPGA=master mode)

JTAG pins of PROMs : See JTAG circuits

See EVM_CHIP schematic to find:

- HSWAP_EN_EV_M
- NPWRDWN_B
- DOUT_EV_M

On Mezzanine board for EVM you find: M0,M1,M2

Selecting Configuration Modes

We use serial mode only.

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx JTAG Programmer software. Serial output is the default programming mode.

GTFE-CARD-9U

CONF GTFE

HEPHY VIENNA
 ELEKTRONIK 1

sheet 2 of 2

modified by: A.TAUROK

12-22-2004_15:13



checked by: HB

221204

DISPLAY


leds mounted above all connectors on frontpanel

Front Panel Text



1-2 ==> INACTIVE =1 after Power ON
 3-2 ==> RUNNING =1 after Power ON
 to LEDs
 keep 2ndFF quiet
 SET_RUNNING


OSC_V[2:1]
 OSC_E[3:1]
 OSC_D[3:1]



Frontpanel



Rail



Front Panel space for 9U: >300 mm

GTFE-9U-CARD	
FRONT PAN GTFE	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by A.TAUROK	1-4-2005 9:18
checked by: AT	03-01-2005


VREF is adjustable for other future download device
Set VREF =3.3V for Parallel Cable IV

JTAG-chain-selection:
 JTAG-cables-jumper = IN => MasterBlaster and Par.-cable IV selected
 JTAG-cables-jumper = OUT and VME-chip not ready => Backplane selected
 JTAG-cables-jumper = OUT and VME-chip ready => selection by VME


Power Nets: LV3V3_PAR_IV, .._MB, ..._MB1

to/from sheet 2 (JTAG-chain for XIILINX)

to/from sheet 2 (JTAG-chain for ALTERA)




JTAG_CON_XIL TOP VIEW




JTAG_CON_XIL TOP VIEW

JTAG-address



FROM/TO BACKPLANE via bus-switches

Power Nets: LV3V3_PAR_IV, .._MB, ..._MB1



JTAG_CON TOP VIEW

to/from VME-chip

(VME-JTAG for XIILINX)

(VME-JTAG for ALTERA)

to/from VME-chip

(VME-JTAG for ALTERA)

GTFE-CARD-9U

JTAG GTFE


HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 3
modified by: HB	1-10-2005_14:46
checked by: HB	221204

XILINX CHAIN ...see page 3

also Testpoints see page 2


from sheet 3 ==> End of Xilinx Chain => TDO_SLINK_D
End of Altera Chain => TDO_FROM_VME

74LVCH16245 protects progr.chips against +5V.



ALTERA CHAIN: Proms, EP1K10 = ACEX chips

bypass capacitors for proms are on page CONF_PSB



from Sheet 1

TD from one of 3 sources

Place jumpers next to mezzanine boards

to Sheet 1

from Sheet 1

TD from one of 3 sources

GTFE-CARD-9U

JTAG GTFE

HEPHY VIENNA
ELEKTRONIK 1


sheet 2 of 3

modified by: AT

1-10-2005_14:46

checked by: HB

221204



GTFE-BOARD-9U	
JTAG_GTFE	
HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: A.T	1-10-2005 14:46
checked by: HB	221204

Compatible Types:


Adjustable Voltage Regulators replacing CS5206

- LMS1585ACT-ADJ Linear 5A Adjustable Voltage Regulator, National Semiconductor
- FAN1585AT Linear 5A Adjustable Voltage Regulator, Fairchild
- LMS1084ACT-ADJ Linear 5A Adjustable Voltage Regulator, National Semiconductor
- LMS1084IT-ADJ Linear 5A Adjustable Voltage Regulator, National Semiconductor / RS

Fixed 1.5 V Voltage Regulator:

- LMS1585ACT-1.5 Linear 5A Fixed Voltage Regulator, National Semiconductor
 - FAN1585AT-1.5 Linear 5A Fixed Voltage Regulator, Fairchild
 - LT1585AT-1.5 Linear 5A Fixed Voltage Regulator, Linear Technology
- For LMS1585ACT-1.5 remove 68R and 510R and replace C23 (33uF) and 12R by Solder_Bridge


Linear 2.5 / 5A Voltage Regulator



for 2 SLINKS

Current Limit <3A because of 35mm Heatsink

Linear 1.5 / 5A Voltage Regulator



for Xilinx Virtex2 FPGAs

Current Limit <5A because of 35mm Heatsink

V_{ref}
 $(1.240...1.254...1.266)V/68.1 = 18.2...18.4...18.6 \text{ mA} > 10\text{mA}$
 $250 \text{ mV} / (18.2...18.6 \text{ mA}) = 13.73...13.44 \text{ Ohm}$
 Adjust voltage with R131 = 475....562 Ohm
 $I_{adj} = 54 \text{ uA} \dots$ can be neglected
 all resistors for CS5206 in metalfilm

GTFE-CARD-9U

POWER_GTFE

HEPHY VIENNA
 ELEKTRONIK 1



sheet 1 of 1

modified by: A.T.

1-3-2005_18:29

checked by: HB

221204



GTFE-BOARD-9U

ROBUS

HEPHY VIENNA
ELEKTRONIK 1

sheet 1 of 1

modified by: A.T





1-3-2005_13:44

checked by: AT

030104

WEST MIS_095 connector

EAST MIS_095 connector



Default: Apply 3.3V to VCC0_123 (=Banks 1,2,3)

Default: Apply 3.3V to VCC0_67 (=Banks 6,7)
AUB,AUF,SRT: Apply 1.5V to VCC0_67 (=Banks 6&7) for GTL+ signals

MEZZ957 TEMPLATE for 9U BOARDS

MEZZ957 TEMPLATE

ROP_DAO	
HEPHY VIENNA ELEKTRONIK I	sheet 2 of 3
modified by: AT 13.2.04	12-2-2004_14:59
checked by: CHECKER	0-00-0000_00:00



1CLB = 4 slices (as 2x2) 1slice= F+G LUT, 2 FF, hor.cascade OR,
 Device Row x Col. /Slices/RAM kbits/Multiplier/RAMBlocks (Kbits)/DCMs/maxIO pads
 XC2V1000 40x32 5120 160 40 40 8 432
 XC2V1500 48x40 7680 240 48 48 8 528
 XC2V1500: =15360 DFF XC2V2000-4BF957 xxx io
 XC2V1500-SFF896 413 \$ XC2V3000-4BF957 xxx io
 Monitor RAMs: (192+16+68)/16 = 18RAMblocks RingBuf (DPM)
 18RAMblocks RD-Buf (Fifo)
 1RAMblocks BX-Buf
 1RAMblocks L1Aqueue 1 RAMblock =18 kbit DPRAM

XC2V3000 benötigt 3 Proms XC18V04VQ44C
 XC2V4000 benötigt 4 Proms XC18V04VQ44C
 XC2V6000 benötigt 6 Proms XC18V04VQ44C

VREF, CLK, Special PINS have to be on same pins on both MEZZ boards.


RESET Signale to DAQ chip
 RESET_DCM_DAO...resynchronizes CHIP to CLK
 RESET_DAO...=> GSR to STARTUP...resets all registers
 INACTIVE => GTS to STARTUP...releases IO pins
 NSYSRES => reconfigures DAQ chip from PROM

Testpoints for Oscilloscope on Front Panel




Nets copied from GTFE9U schematic:

- SEL_SLAVE_MODE_DAO
- CLK_DAO
- DIV_DAO
- NINT_DAO
- DONE_DAO
- NPROG_DAO
- 6 CONFIG
- VD_I [15:0] 40 VME
- VA_I [19:1]
- NBRO_FR_DAO
- WR_DAO
- EN_DAO
- NBTACK_DAO
- NBERR_DAO
- Bank 1
- RESET_DCM_DAO
- RESET_DAO
- NLOCKED_DAO
- NPWRDWN_DAO
- Bank 4
- Bank 4
- BX [11:0]
- 16 RO-bus
- STR0B [2:0]
- RDR0S1
- TIM [27:0]
- TCS [27:0]
- PSB4 [27:0]
- PSB1 [27:0]
- PSB5 [27:0]
- PSB2 [27:0]
- PSB6 [27:0]
- PSB3 [27:0]
- PSB0 [27:0]
- FDL [27:0]
- GMTB [27:0]
- GMTA [27:0]
- 336 INPUT data
- GTFE_STATUS[3:0]
- LIRESET_DAO
- LIA_DAO
- BCKRES_DAO
- CLK_DAO
- CLK80_DAO
- Bank 4 CLOCK and TIMING
- TDO_DAO
- TDI_DAO
- TMS_DAO
- TCK_DAO
- JTAG SIGNALS 4



TESTPOINTS for internal Signals



GTFE-BOARD-9U

ROP DAQ

HEPHY VIENNA ELEKTRONIK 1 sheet 3 of 3

modified by: AT 12-2-2004 9:49


checked by: CHECKER 0-00-0000 00:00

NPWRDWN_B is bidirectional pin!
 NPWRDWN_for each Virtex chip necessary!


XC2V3000

NORD MIS_076 connector

3Kpins_bank1: A8,A9



MEZZ957 device
MIS-076-01-L-D 3Kpins_bank0: B23,B25
SYM_CHECK=AT 120504
DECAL_CHECK=240304




MEZZ957 device
MIS-076-01-L-D
SYM_CHECK=AT 120504
DECAL_CHECK=240304


Default: Apply 3.3V to VCCO_0 (=Banks 0)
FDL,AUB,AUF: Apply 1.5V to VCCO_0 (=Banks 0) for GTL+ signals APPLY always 3.3V to Banks 4,5

SOUTH MIS_076 connector

3Kpins_bank4: AD11,AD12 //AE6,AL7



MEZZ957 device
MIS-076-01-L-D 3Kpins_bank5: AJ23,AJ24 // AC20,AC21 // AL23,AL24 // AH23,AH24
SYM_CHECK=AT 120504
DECAL_CHECK=240304





MEZZ957 device
MIS-076-01-L-D
SYM_CHECK=AT 120504
DECAL_CHECK=240304

MEZZ957 TEMPLATE FOR 9U BOARDS



MEZZ957 TEMPLATE	
ROP_EVM	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 3
modified by: A.T 13.2.04	1-4-2005 9:18
checked by: CHECKER	0-00-0000 00:00

WEST MIS_095 connector



Default: Apply 3.3V to VCC0_123 (=Banks 1,2,3)

EAST MIS_095 connector



Default: Apply 3.3V to VCC0_67 (=Banks 6,7)
 AUB,AUF,SRT: Apply 1.5V to VCC0_67 (=Banks 6&7) for GTL+ signals

MEZZ957 TEMPLATE for 9U BOARDS

MEZZ957 TEMPLATE

ROP_EVM

HEPHY VIENNA ELEKTRONIK I	sheet 2 of 3
modified by: AT 13.2.04	1-4-2005_9:18
checked by: CHECKER	0-00-0000_00:00





ICLB = 4 slices (as 2x2) 1slice=F+G LUT, 2 FF, hor.cascade OR,
 Device Row x Col. /Slices/RAM kbits/Multiplier/RAMBlocks (Kbits)/DCMs/maxIO pads
 XC2V1000 40x32 5120 160 40 40 8 432
 XC2V1500 48x40 7680 240 48 48 8 528
 XC2V1500 =15360 DFF XC2V2000-4BF957 xxx io
 XC2V1500-SFF896 413 \$ XC2V3000-4BF957 xxx io
 Monitor RAMs: (192+16+68)/16 = 18RAMblocks RingBuf (DPM)
 18RAMblocks RD-Buf (Fifo)
 1RAMblocks BX-Buf
 1RAMblocks L1Aqueue 1 RAMblock =18 kbit DPRAM

XC2V3000 benötigt 3 Proms XC18V04VQ44C
 XC2V4000 benötigt 4 Proms XC18V04VQ44C
 XC2V6000 benötigt 6 Proms XC18V04VQ44C

VREF, CLK, Special PINS have to be on same pins on both MEZZ boards.


RESET Signale to DAQ chip
 RESET_DCM_DAQ...resynchronizes CHIP to CLK
 RESET_DAQ...=> GSR to STARTUP...resets all registers
 INACTIVE => GTS to STARTUP...releases IO pins
 NSYSRES => reconfigures DAQ chip from PROM

- 1.) TIM6U sends LVDS: TIM chip: GTFE1 from K17 (N), GTFE0 from K18 (P) pins
- 2.) TIM6U sends LVTTTL signals
 - 2a) LVTTTL: TIM_GTFE1: GTFE ==> TIM and
 - 2b) LVTTTL: TIM_GTFE0: GTFE <== TIM




HSWAP_EN auch auf Symbol gezeichnet.

SEL_SLAVE_MODE_EVM ==> AJ23 ==> wired to MODE2,1,0 on modified MEZZ957
 OSC_E[3:1] Testpoints for Oscilloscope






5 CLOCK


TP150 DRILL_2.2MM
 TP151 DRILL_2.2MM



Nets copied from GTFE9U schematic:



TESTPOINTS for internal Signals




GTFE-BOARD-9U

ROP EVM


NPWRDWN_B is bidirectional pin!
 NPWRDWN_for each Virtex chip necessary!

XC2V2000

Default Connect 2-3 to get '0'




Default Connect 2-3 to get '0'




Set USF[]=0000 and LSF[]=0000 for standard 64 bit transfer

Reserved pins must be left unconnected.
But could be connected to nets RESV[2:0] for upgrading.
Unused JTAG pins must be pulled high (SLINK64 Manual)



Mating height 10mm




Required POWER: +2.5V/ 0.8A
Required POWER: +3.3V/ 2.3 A

IEEE1386 AMP Female Receptable 10mm: AMP 120251-1 on GTFE board
IEEE1386: AMP 12027-1 plug on Slink board to get 10mm stacking height
Distributor for AMP : AVNET, Farnell-inone (??)

Distributor DigiKey Nr. WM17201-ND MolexNr: 71439-0164 6.7\$/piece
IEEE1386 Molex Female Receptable 10mm: 71439-0164 on GTFE board
IEEE1386: Molex Plug 71436-2164 on Slink board to get 10mm stacking height


LINK2=SLINK64;P:\GLOBALTRIGGER\LITERATURE\CERN\S-LINK\SLINK64.PDF
LINK1=SLINK;P:\GLOBALTRIGGER\LITERATURE\CERN\S-LINK\S-LINK.PDF

UDW= Data width : 11= 64 bits
UWEN = low activ =write enable'




GTFE-CARD-9U	
SLINK64_DAQ	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by: AT 9 NOV 2004	1-10-2005 14:46
checked by: AT	03-01-2005

Default Connect 2-3 to get '0'




Default Connect 2-3 to get '0'




Set USF[]=0000 and LSF[]=0000 for standard 64 bit transfer

Reserved pins must be left unconnected.
But could be connected to nets RESV[2:0] for upgrading.
Unused JTAG pins must be pulled high (SLINK64 Manual)



Mating height 10mm




Required POWER: +2.5V/ 0.8A
Required POWER: +3.3V/ 2.3 A

IEEE1386 AMP Female Receptable 10mm: AMP 120251-1 on GTFE board
IEEE1386: AMP 120527-1 plug on Slink board to get 10mm stacking height
Distributor for AMP : AVNET, Farnell-inone (??)


Distributor DigiKey Nr. WM17201-ND MolexNr: 71439-0164 6.7\$/piece
IEEE1386 Molex Female Receptable 10mm: 71439-0164 on GTFE board
IEEE1386: Molex Plug 71436-2164 on Slink board to get 10mm stacking height

LINK2=SLINK64;P:\GLOBALTRIGGER\LITERATURE\CERN\S-LINK\SLINK64.PDF
LINK1=SLINK;P:\GLOBALTRIGGER\LITERATURE\CERN\S-LINK\S-LINK.PDF



UDW= Data width : 11= 64 bits
UWEN = low activ =write enable'



GTFE-CARD-9U	
SLINK64_EVM	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by: AT 9 NOV 2004	1-10-2005 14:46
checked by: AT	03-01-2005



I2C bus access via VME
 100 ohm as protection against Voltage spikes (see I2C specification)
 1.8k pullup (see I2C specification)
 100 ohm +1nF removes over/undershoot



Copied from TTCrq Manual

JTAG pins are connected in JTAG_CHAIN

During RESET_B the TTCrx fetches ID number from switches/jumpers and the MasterMode from 2 jumpers.
 RESET_B >50 musec for 100k pullup
 enPROM to VDD to enable PROM
 PROM contains fine-tune parameters and ID-number (overwriting jumper-ID)



Find I2C bus definition!!!!Check 3V3 Anschlussmoeglichkeit

GTFE-CARD-6U

TTCRQ BOARD

HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by: H. BERGAUER	1-4-2005 9:18
checked by: AT	03-01-2005

47 Ohm resistors protect the Virtex drivers against overvoltage spikes.



Keep NDTACK NBERR inactive while VME64X chip is unconfigured


inverted values

Geographical Addresses

Parity bit: for odd parity

slot=1: GA=0 0001 => GAP=0
 slot=2: GA=0 0010 => GAP=0
 slot=3: GA=0 0011 => GAP=1
 etc

See VME64x.pdf page 10 Table 3-4




Protection Resistors against voltage spikes from backplane.

NSYSRES reconfigures all Altera and Xilinx programmable chips.

Stecker und Signale mit GTL und TIM schematic vergleichen


D1 = VCC on BACK6U
 D1 = LV3V3bias on BACK9U



VME64 CONNECTOR 1



LV2V5_V not used anymore

PSB9U must not be inserted into the 6U Backplane!!!



Do not solder this part.


Unused 2.5V plane can be connected to 3.3V optionally on 9U backplane if GTL-6U is not used anymore in Crate



Value to be defined

Do not use LV2V5 and LV1V8 from BACKPLANE-6U
 LV2V5 and LV1V8 will not be connected on the Backplane-9U

GTFE-CARD-9U	
VME INTERFACE GTFE	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 3
modified by: H. BERGAUER	1-4-2005_15:43
checked by: HB	221204



IC2
VME64X_CHIP
EPIK10QC208-3
 PQFP208
 @NAME=VME64X_CHIP

NSYSRES TP4 NSYSRES
 not used anymore !


VA_I_[24:1]

REMARKS:
 3.3V fehlen: 22 42 118 146.....pdf falsch?? Ja, pinfile ist Fehler
 2.5V fehlen: 33 48 91 130 201.....pdf falsch?? Ja, pinfile ist Fehler
 Dedicated inputs als GND definiert: 78 80 182 184
 Unused CLK pin als GND definiert: 183



Baseaddress
 S31-S24 not used by VME64
 S31-S24 necessary for standard VME logic
 If required solder SMD Jumper to make a baseaddress.
 1-2==>'H'='1' // 2-3==>'L'='0'

GTFE-CARD-9U	
VME INTERFACE GTFE	
HEPHY VIENNA ELEKTRONIK I	sheet 2 of 3
modified by: AT	1-10-2005_14:46
checked by: HB	221204


10 pins for 3.3V



6 pins for 2.5V



See configdevices.pdf.
Do not insert 1K resistor when internal pullup R are used in IC20: EPC2




This pin is the power or ground for the ClockLock and ClockBoost circuitry of a PLL. To ensure noise resistant the power and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the power and ground to the rest of the device.
If the PLL is not used, this power or ground pin should be connected to VCCINT or GNDINT, respectively.

FRAGEN bitte klären:

- 3.3V fehlen: 22 42 118 146.....pdf falsch?? Ja, pinfile ist Referenz, HB 200803
- 2.5V fehlen: 33 48 91 130 201.....pdf falsch?? Ja, pinfile ist Referenz, HB 200803
- Dedicated inputs als GND definiert: 78 80 182 184
- Unused CLK pin als GND definiert: 183
- INIT_DONE used as I/O: 19

GTFE-CARD-9U	
VME INTERFACE GTFE	
HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: H. BERGAUER	12-22-2004_15:12
checked by: HB	221204



to BackplaneChips
EN_CHLINK = 1 switches Channel Link chip ON.

EN_CHLINK[13:0]

TESTpoint only
INIT_DONE_VME TP180

V_SCL R265
V_SDA R266
TTC_TRST R311

WR_DAQ TP171
EN_DAQ TP172
RESET_DAQ TP175
RESET_DCM_DAQ TP176

WR_DAQ TP171
EN_DAQ TP172
RESET_DAQ TP175
RESET_DCM_DAQ TP176

WR_EVM TP170
EN_EVM TP169
RESET_EVM TP166
RESET_DCM_EVM TP165

WR_EVM TP170
EN_EVM TP169
RESET_EVM TP166
RESET_DCM_EVM TP165

NPWRDWN_DAQ TP177
NPWRDWN_EVM TP154

NPROG_EVM V
CLK_EVM V
DIN_EVM V
NINIT_EVM V
DONE_EVM V

NPROG_DAQ V
CLK_DAQ V
DIN_DAQ V
NINIT_DAQ V
DONE_DAQ V

NDTACK_DAQ
NBERR_DAQ
NIRO_FR_DAQ
NLOCKED_DAQ

NDTACK_EVM
NBERR_EVM
NIRO_FR_EVM
NLOCKED_EVM

CLK_VME TP163
CLK_VME

TST_CLK_VME
TST_CLK_VME

NDTCK_ERR_IRQ_LOCK

NDTCK_ERR_IRQ_LOCK

NDTCK_ERR_IRQ_LOCK


NDTCK_ERR_IRQ_LOCK

NDTCK_ERR_IRQ_LOCK

NDTCK_ERR_IRQ_LOCK

NDTCK_ERR_IRQ_LOCK

NDTCK_ERR_IRQ_LOCK



Hetero Symbols:
IO pins... vme_chip_gtfe
Power pins... vme_chip_gtfe_power
JTAG pins... vme_chip_gtfe_jtag
Configuration pins... vme_chip_gtfe_conf

141 IO pins, 4 IN-pins, 2 CLK pins

Please do not remove comments of special pins.
Keep unused IO-pins with Label Pxx.
Pins without connection between case and Die are omitted.

PDF-file contains io-pins, which are unconnected:
VCCIO: 22,42,118,146 are NC in Quartus pin-file.
2.5V: 33,48,91,130,201...are NC in Quartus pin-file.

EN_CONF_BY_VME...not used anymore

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.


Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.

Configure Xilinx PROMs by VME controlled JTAG chain.

Configure Altera VME-PROMs by VME controlled JTAG chain.



reconfigure EVM chip NSYSRES_EVM
reconfigure DAO chip NSYSRES_DAO
reconfigure VMEchip NSYSRES_VME

NSYSRES reconfigures from PROM.

VA_I_[19:1] ++required by symbol++

VA_I_[24:1]

VD_I_[15:0]

NSYSRES_EVM
NSYSRES_DAO
NSYSRES_VME

VA_I_[19:1] ++required by symbol++

VA_I_[24:1]

VD_I_[15:0]

NSYSRES_EVM
NSYSRES_DAO
NSYSRES_VME

VA_I_[19:1] ++required by symbol++

VA_I_[24:1]

VD_I_[15:0]

NSYSRES_EVM
NSYSRES_DAO
NSYSRES_VME

VA_I_[19:1] ++required by symbol++

VA_I_[24:1]

VD_I_[15:0]

NSYSRES_EVM
NSYSRES_DAO
NSYSRES_VME

VA_I_[19:1] ++required by symbol++

VA_I_[24:1]

VD_I_[15:0]

NSYSRES_EVM
NSYSRES_DAO
NSYSRES_VME


VA_I_[19:1] ++required by symbol++

VA_I_[24:1]

VD_I_[15:0]

NSYSRES_EVM
NSYSRES_DAO
NSYSRES_VME

VA_I_[19:1] ++required by symbol++



RESET Signale to ROP_DAQ and ROP_EVM chips

RESET_DCM_xxx...resynchronizes chips to CLK

RESET_xxx...=> GSR to STARTUP...resets all registers

INACTIVE => GTS to STARTUP...releases IO pins

NSYSRES_xxx => reconfigures chips from PROM

VME_CHIP_GTFE is copy of ACEX208 symbol


GTFE-CARD-9U

VME IO GTFE

HEPHY VIENNA ELEKTRONIK I sheet 1 of 2

modified by: AT SEPT 2004 1-10-2005_13:15

checked by: HB 221204



Position of z-pack connectors

- ROBUS
- TIM: 16
- CON_Z1
- CON_Z2
- CON_Z3
- CON_Z4
- CON_Z5
- CON_Z6

TCS: 7D
TCS: 7E
PSB1:13 PSB4:19
PSB2:14 PSB5:20
PSB3:15 PSB6:21
PSBT:9
FDL: 10E
STATUS
FDL: 10D
GMT: 18A, 18B

GTFE-CARD-9U	
ZPACK GTFE	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by: AT 22.10.04	1-3-2005_15:16
checked by: AT	03-01-2005

AT: copied from Back9U slot 17 and renamed
AT: according to table above