

**Declarations****Ports:**

```

BCRES_DAQ      : std_logic
BX             : std_logic_vector(11 DOWNTO 0)
CLK80_DAQ     : std_logic
CLK_DAQ       : std_logic
CLK_FBIN_DAQ  : std_logic
EN_DAQ        : std_logic
FDL           : std_logic_vector(27 DOWNTO 0)
GMTA          : std_logic_vector(27 DOWNTO 0)
GMTB          : std_logic_vector(27 DOWNTO 0)
GPS           : std_logic_vector(47 DOWNTO 0)
L1A_DAQ       : std_logic
L1RESET_DAQ   : std_logic
PSB0          : std_logic_vector(27 DOWNTO 0)
PSB1          : std_logic_vector(27 DOWNTO 0)
PSB2          : std_logic_vector(27 DOWNTO 0)
PSB3          : std_logic_vector(27 DOWNTO 0)
PSB4          : std_logic_vector(27 DOWNTO 0)
PSB5          : std_logic_vector(27 DOWNTO 0)
PSB6          : std_logic_vector(27 DOWNTO 0)
RDRQST       : std_logic
RESET_DAQ     : std_logic
RESET_DCM_DAQ : std_logic
RXCLK        : std_logic_vector(11 DOWNTO 0)
S64_LRL      : std_logic_vector(3 DOWNTO 0)
S64_NDOWN    : std_logic
S64_NLFF     : std_logic
S64_RESV     : std_logic_vector(2 DOWNTO 0)
STROB        : std_logic_vector(2 DOWNTO 0)
TCS          : std_logic_vector(27 DOWNTO 0)
TIM          : std_logic_vector(27 DOWNTO 0)
VA_I         : std_logic_vector(19 DOWNTO 1)
WR_DAQ       : std_logic
CLK_FBOU_T_DAQ : std_logic
DAQ2EVM      : std_logic_vector(7 DOWNTO 0)
DAQ_TEST     : std_logic_vector(15 DOWNTO 0)
ERR_LED      : std_logic
GTFE_STATUS  : std_logic_vector(3 DOWNTO 0)
NBERR_DAQ    : std_logic
NDTACK_DAQ   : std_logic
NIRQ_FR_DAQ  : std_logic
NLOCKED_DAQ  : std_logic
OSC_D        : std_logic_vector(3 DOWNTO 1)
S64_D        : std_logic_vector(63 DOWNTO 0)
S64_DW       : std_logic_vector(1 DOWNTO 0)
S64_NCTRL    : std_logic
S64_NLFF_LED : std_logic
S64_NRESET   : std_logic
S64_NTEST    : std_logic
S64_NWEN     : std_logic
UNUSED_OUT   : std_logic
VD_I         : std_logic_vector(15 DOWNTO 0)

```

**Pre User:****Diagram Signals:**

```

SIGNAL BCRESx      : std_logic
SIGNAL BCRes_int   : std_logic
SIGNAL BCRes_vme   : std_logic
SIGNAL CLK0        : std_ulogic := '0'
SIGNAL CLK2X       : std_ulogic := '0'
SIGNAL CLKIN       : std_logic
SIGNAL Hardres_int : std_logic

```

**Package List**

```


LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE IEEE.VITAL_Timing.all;
LIBRARY rop_types;
USE rop_types.rop.all;

```

# Version 102A


## Register DAQ\_RECORD\_LENGTH

Institut für Hochenergiephysik, Vienna		Project:	rop_chip
Title:	DAQ chip for GTFE board		
Path:	rop_chip_lib/rop_daq/struct		
Edited:	by taurok on 06 Jul 2010		




OBUF for nberr,ndtack


vme\_en should arrive after VADDR but be removed before end of VADDR




EN\_DAQ=>1: 4 ticks later data are put onto VD\_I bus.  
EN\_DAQ=>0: 2 ticks later data are removed from VD\_I bus.




eb1 1  
-- eb1 1 --for simulation  
vme\_addresse <= vme\_addr & '0';



IOBUF:  
T= 1: IO=Z, O=X vme writing or inactive  
T= 0: IO=l, O=l vme read



g3: FOR i IN 0 TO 15 GENERATE



Frame Declarations

VME

```


Setup registers
BB10 0000 BCRES_DELAY      w/r
BB10 0002 SHOW_SLINK_BITS  w/r // mask register to show S-Link64 bits
BB10 0004 DAQ_CMD_REG      w/r // sim_mode, enable bits,
// set SLINK mode etc.
BB10 0006 MAX_BC_NUMBER    w/r //orbit length -1
BB10 0008 INITIAL_CRC      w/r // bits 15_0 // initial CRC value
BB10 000A CMS_HEADER19_4   w/r //CMS HeaderWord1(19:4)
        bits15.4:= GT-identifier in DAQ software: 813 =32D(hex)
bits 3:0:= FORMAT_VERSION  currently =0000 ? default value = 32D0
BB10 000C EVENT_LENGTH_15_0 w/r // bits 15_0 : 24 bit length
BB10 000E EVENT_LENGTH_31_16 w/r // bits 31_16 : 24 bit length
        // optional: Hardware Adder using ACTIVE_BOARDS
BB10 0010 BOARD_ID        w/r //Board_ID(15:8) + length in bx(3 or 5)(7:0)
BB10 0012 SETUP_VERSION_15_0 w/r // bits 15_0 //GFTE HeaderWord1
BB10 0014 SETUP_VERSION_31_16 w/r // bits 31_16 //GFTE HeaderWord1
BB10 0016 ACTIVE_BOARDS    w/r //GFTE HeaderWord2
BB10 0018 SPY_FULL_LIMIT   w/r // bits 15_0 // Spy control word
BB10 001A TEST_MASK1       w/r // bits 15_0
BB10 001C TEST_MASK2       w/r // bits 15_0
BB10 001E TEST_MASK3       w/r // bits 15_0

Write registers
BB10 0040 CMD_PULSE        w/ //
BB10 0042 IGNORE_ERR_FOR_TCS w/r // bits 15_0
BB10 0044 -5E free
    
```


# VME registers

```

Status words read only
BB10 0020 DAQ_CHIP_IDL     -/r // bits 15_0
BB10 0022 DAQ_CHIP_IDH     -/r // bits 31_16
BB10 0024 DAQ_VERSION_NR   -/r // bits 15_0 Firmware Version nr.
BB10 0026 DAQ_STATUS       -/r // General status with SLINK
BB10 0028 CHAN_FIFOS_FULL  -/r // FULL flags of all channels
BB10 002A CHAN_FIFOS_WARN  -/r // WARN flags of all channels
BB10 002C CHAN_FIFOS_EMPTY -/r // EMPTY flags of all channels
BB10 002E CHAN_IS_TOO_LATE -/r // ..of all channels
BB10 0030 CHAN_LINK_BAD_CODE -/r // Bad Header Code flags
BB10 0032 CHAN_LINK_DATA_LOST -/r // ..of all channels
BB10 0034 CHAN_LINK_DOWN   -/r // ..of all channels
BB10 0036 STATE_MACHINE_STATUS -/r //actual status of ROP state machine
BB10 0038 xxxxx            -/r //
BB10 003A xxxxx            -/r //
BB10 003C xxxxx            -/r //
BB10 003E xxxxx            -/r //
    
```



# GTFE status



daq\_version\_nr, daq\_chip\_id are in package file rop\_types/hdl/rop\_pkg.vhd

# VME registers

page 2(2)

```

eb8
8
-- eb8 8 General status with SLINK
-- daq_status(15:12) <= status to TCS
daq_status(11) <= run_rop;
daq_status(10) <= bc_error; -- <-gtfe_tim_run_ctrl
daq_status(9) <= spy_full; -- <-> gtfe_simspsy_ctrl
daq_status(8) <= sl64_full; -- SLINK is full
daq_status(7) <= sl64_down; -- SLINK is down
daq_status(6 downto 4) <= sl_resv; -- from SLINK
daq_status(3 downto 0) <= sl_lri; -- from SLINK
    
```

res\_link\_without\_resync

```

eb2
2
-- eb2 2
-- CMD_REG
event_type <= cmd_reg(15 downto 12);
-- one_event_mode <= cmd_reg(11); -- to gtfe_simspsy_ctrl
-- length_5bx <= cmd_reg(10); -- not used since V0027
ignore_slink_down <= cmd_reg(9);
ignore_slink_full <= cmd_reg(8);
res_link_without_resync <= cmd_reg(7); -- to gtfe_simspsy_ctrl
-- spy_every_tick <= cmd_reg(6); -- to gtfe_simspsy_ctrl
sim_mode <= cmd_reg(5);
test_mode <= cmd_reg(4);
debug_chanlinks <= cmd_reg(3);
en_robus <= cmd_reg(2);
-- cmd_reg(1:0) = status for TCS(daq_status_encoder)
    
```

```

eb4
4
-- eb4 4 Command Pulses
-- to gtfe_time_run_control
res_runff_vme <= cmd_pulse(15);
refresh_mon_cntrs <= cmd_pulse(13);
l1a_vme <= cmd_pulse(11);
res_rop_vme <= cmd_pulse(10);
res_slink_vme <= cmd_pulse(9);
stop_spying <= cmd_pulse(8); -- to gtfe_simspsy_ctrl
start_spying <= cmd_pulse(7); -- to gtfe_simspsy_ctrl
stop_rop_vme <= cmd_pulse(6); -- to gtfe_tim_run_control
start_rop_vme <= cmd_pulse(5); -- ----"----
res_bc_error <= cmd_pulse(4); -- ----"----
ResEvrn_vme <= cmd_pulse(3); -- ----"----
ResOrbnr_vme <= cmd_pulse(2); -- ----"----
BCRes_vme <= cmd_pulse(1); -- ----"----
L1Res_vme <= cmd_pulse(0); -- ----"----
    
```

Version 102A: 'event\_length' for Trailer word corrected

Version 1029: simspy\_en applied correctly to simspy meory

Version 1028: vme problem corrected but delivers bad event record. ... do not use it  
event\_length register shows result of autom.event\_length calculation

Version 0027: register 'DAQ\_5BX\_reg' + automatic event length calculation added.  
gtfe\_simspy\_ctrl : error in one-event- mode corrected

Version 0026: 'vme\_en2' added to make 'vme\_dis\_rd'  
'l1a\_dlyed' with clk40 as in EVM chip V0018

Version 0025: Monitoring counters: wait\_for\_chan(i) ...corrected

Version 0024: Monitoring counters; gmt\_chan\_recvr+chan\_recvr: empty cntr corrected  
roc: additional outputs for mon\_cntrs

Version 0023: gmt\_chan\_recvr+chan\_recvr : active\_chan included for flag outputs: chnlink\_ok, bad\_header

Version 0022: gmt\_chan\_recvr+chan\_recvr : active\_chan included for flag outputs: empty, full....  
daq\_vme\_reg\_c000c: ignore\_error..power-up value=004C

Version 0021: daq\_evnr\_check+gmt\_chan\_recvr+chan\_recvr : 'too\_many\_l1a' in chain -->busy in daq\_status\_decoder  
roc: wait until data of one active channel have arrived in fifo

Version 0020: roc: l1res at begin or after end of event, gtfe\_simspy\_ctrl: sim to sim\_sl\_ctrl(limitp)  
wait 1.6us after l1res(>800n=slink recovery time); Channel FIFOs: warn50,75%  
daq\_status\_decoder, vme\_regs simplified

Version 001F: gmt\_chan\_recvr ... error in empty counter corrected  
ROC: res\_evnr returns to IDLE to repeat 'clr\_fifo' , gmt: full check before each bx-transmission  
rd\_fifo(8) in wait states only

Version 001E: ROC for GMT: waiting for not empty removed, return with l1res, res\_roc  
wr\_fifo\_tp(i) to Testpoint3 (tp2)

Version 001D: ROC for GMT changed at begin of gmt-event, end of event simplified(without l1res\_rqst)

Version 001C: New fifo16to64\_4k with corrected empty error, ROC: wait 1023 for GMT,  
cmd\_reg(7)= 0 allows L1Reset to reset S-Link, TESTMASK2 &3: status bits to EVM inserted.

Version 001B: Reset Slink by VME only, not by L1Reset


Version 001A: ##### run\_rop = '1' ##### l1a\_latency register removed

```

SIGNAL hrdqcs_int           : std_logic
SIGNAL L1A_int             : std_logic
SIGNAL L1Ax                : std_logic
SIGNAL L1RESETx           : std_logic
SIGNAL L1Res_int          : std_logic
SIGNAL L1Res_vme          : std_logic
SIGNAL ResEvnr_vme        : std_logic
SIGNAL ResOrbnr_vme       : std_logic
SIGNAL Res_Evnr_int       : std_logic
SIGNAL Res_Orbitnr_int    : std_logic
SIGNAL active_boards      : std_logic_vector(15 DOWNT0 0)
SIGNAL active_chan        : std_logic_vector(11 DOWNT0 0)
SIGNAL apply_err          : std_logic
SIGNAL apply_gtfe         : std_logic_vector( 1 DOWNT0 0 )
SIGNAL apply_header       : std_logic
SIGNAL apply_trailer      : std_logic
SIGNAL bad_header         : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL bc_error           : std_logic
SIGNAL bcnr               : std_logic_vector(11 DOWNT0 0)
SIGNAL bcres_delay        : std_logic_vector(15 DOWNT0 0)
SIGNAL bcres_dlyed       : std_logic
SIGNAL berr               : std_logic
SIGNAL board_id           : std_logic_vector(15 DOWNT0 0)
SIGNAL chan_link          : vec28_array(11 DOWNT0 0)
SIGNAL chlink_ok         : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL clk40              : std_logic
SIGNAL clk80              : std_logic
SIGNAL clk_locked         : std_logic
SIGNAL clk_nlocked       : std_logic
SIGNAL clr                : std_logic
SIGNAL clr_fifo           : std_logic
SIGNAL cmd_pulse          : std_logic_vector(15 DOWNT0 0)
SIGNAL cmd_reg            : std_logic_vector(15 DOWNT0 0)
SIGNAL cms_header19_4     : std_logic_vector(15 DOWNT0 0)
SIGNAL d_mux              : std_logic_vector(63 DOWNT0 0)
SIGNAL daq_5bx_reg        : std_logic_vector(15 DOWNT0 0)
SIGNAL daq_cmd_reg2       : std_logic_vector(15 DOWNT0 0)
SIGNAL daq_status         : std_logic_vector(15 DOWNT0 0) -- to status register (vme)
SIGNAL data_lost         : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL debug_chanlinks   : std_logic
SIGNAL decr_ch_cntr       : std_logic_vector(11 DOWNT0 0)
SIGNAL decr_ref_cntr     : std_logic
SIGNAL do_crc_trailer    : std_logic
SIGNAL dtack              : std_logic
SIGNAL en_crc             : std_logic
SIGNAL en_crc_trailer    : std_logic
-- vme gnerated signals
SIGNAL en_robus           : std_logic -- enable signals from ROBUS
SIGNAL end_of_event       : std_logic_VECTOR(11 DOWNT0 0)
SIGNAL ev_in_fifo        : vec32_array(11 DOWNT0 0)
SIGNAL event_length      : std_logic_vector(23 DOWNT0 0)
SIGNAL event_length_vme  : std_logic_vector(31 DOWNT0 0)
SIGNAL event_status      : std_logic_vector(7 DOWNT0 0)
SIGNAL event_type        : std_logic_vector(3 DOWNT0 0)
SIGNAL evnr              : std_logic_vector(31 DOWNT0 0)
SIGNAL evnr_ref_ge_ch    : std_logic_vector(11 DOWNT0 0)
SIGNAL evnr_ref_lt_ch    : std_logic_vector(11 DOWNT0 0)
SIGNAL fifo              : vec64_array(11 DOWNT0 0)
SIGNAL fifo_empty        : std_logic_vector(15 DOWNT0 0)
SIGNAL fifo_full         : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL fifo_warn50       : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL fifo_warn75       : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL gnd_1             : std_logic
SIGNAL gps_time          : std_logic_vector(47 DOWNT0 0)
SIGNAL ground            : std_logic
SIGNAL csr               : STD ULOGIC

```

ROP\_DAQ: GPS(55:0) = inputs




**GPS not used.**  
**V1013: changed to 48 bit vector**

Mapping in "evnr\_check" module:

```

active_ch(11) <= active_boards(11); -- TIM6U ==> channel 11
active_ch(10) <= active_boards(10); -- TCS_M ==> channel 10
active_ch(9) <= active_boards(9); -- GMT_spare ==> channel 9
active_ch(8) <= active_boards(8); -- GMT_A ==> channel 8
active_ch(7) <= active_boards(7); -- PSB6 ==> channel 7
active_ch(6) <= active_boards(6); -- PSB5 ==> channel 6
active_ch(5) <= active_boards(5); -- PSB4 ==> channel 5
active_ch(4) <= active_boards(4); -- PSB3 ==> channel 4
active_ch(3) <= active_boards(3); -- PSB2 ==> channel 3
active_ch(2) <= active_boards(2); -- PSB1 ==> channel 2
active_ch(1) <= active_boards(1); -- PSB0 ==> channel 1
active_ch(0) <= active_boards(0); -- FDL ==> channel 0
-- GTFE ==> always included as first
    
```



rec\_clk => testpoint

# Channel Link mapping

Common LATENCY DELAY for all channels to read at same time from RingBuffers.  
 Min.latency =  $4/2 = 2bx$

BCRes\_int = 12.5 ns pulse





g0: FOR i IN 0 TO 7 GENERATE




Frame Declarations

```

eb7
7
-- eb7 7
fifo_full(14 downto 12) <= "000";
fifo_warn75(14 downto 12) <= "000";
fifo_warn50(14 downto 12) <= "000";
fifo_empty(14 downto 12) <= "000";
bad_header(15 downto 12) <= "0000";
data_lost(15 downto 12) <= "0000";
chlink_ok(15 downto 12) <= "0000";
    
```




bcnr ==> CMS\_Header, GTFE\_word




g1: FOR i IN 9 TO 11 GENERATE



Frame Declarations




ch\_gt\_ref: events are waiting in FIFO  
 ch\_eq\_ref: reading last event  
 ch\_lt\_ref: ...GT-board is missing or too late  
 mapping: active\_boards ==> active\_chan  
 ref\_counter==> evnr=Event\_number in CMS Header  
 total\_trigrn ==> GTFE word



ROC-->

# 16to64 bit FIFOs






# ROC STATE MACHINE

since V001A: run\_rop=1

```

VME commands:
cmd_pulses:
  res_rop_vme
  cmd_pulse(start, stop) ==> run_rop_vme
--cmd_reg(10) = length_5bx --not used since V0027
active_boards ==> active_chan
daq_record_length ...bit=1==>5bc, bit=0==>3bc record

```






```

----- sig          sig_name
SIGNAL gtfe_words      : vec64_array(1 DOWNT0 0)
SIGNAL header         : std_logic_vector(63 DOWNT0 0)
SIGNAL high           : std_logic
SIGNAL ignore_errors  : std_logic_vector(15 DOWNT0 0)
SIGNAL ignore_slink_down : std_logic
SIGNAL ignore_slink_full : std_logic
SIGNAL incr_evnr      : std_logic
SIGNAL incr_evstatus  : std_logic
SIGNAL initial_crc    : std_logic_vector(15 DOWNT0 0)
SIGNAL irq            : std_logic
SIGNAL lla_dlyed     : std_logic
SIGNAL lla_vme       : std_logic
SIGNAL llres_fsm     : std_logic
SIGNAL llres_rqst    : std_logic
SIGNAL max_bc_nr     : std_logic_vector(15 DOWNT0 0)
SIGNAL mon_cntreg    : vec16_array(83 DOWNT0 0)
SIGNAL n_clk_locked  : std_logic
SIGNAL no_event      : std_logic
SIGNAL or_unused     : std_logic
SIGNAL rd_00_1e      : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_100_11e    : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_120_13e    : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_140_15e    : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_160_17e    : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_180_19e    : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_1a0_1be    : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_20_3e     : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_40_5e     : std_logic_vector(15 DOWNT0 0)
SIGNAL rd_bc_fifo   : std_logic
SIGNAL rd_fifo      : std_logic_vector(11 DOWNT0 0)
SIGNAL rec_clk      : std_logic_vector(11 DOWNT0 0)
SIGNAL refresh_mon_cntrs : std_logic
SIGNAL res_bc_error  : std_logic
SIGNAL res_crc       : std_logic
SIGNAL res_evnr_fsm  : std_logic
SIGNAL res_evnr_rqst : std_logic
SIGNAL res_link_without_resync : std_logic
SIGNAL res_roc_vme   : std_logic
SIGNAL res_runff_vme : std_logic
SIGNAL res_slink_vme : std_logic
SIGNAL reset_crc     : std_logic
SIGNAL robus         : std_logic_vector(15 DOWNT0 0)
SIGNAL roc_busy      : std_logic
SIGNAL roc_error     : std_logic
SIGNAL rst_dcm       : std_logic
SIGNAL run_rop       : std_logic
SIGNAL s64nwen       : std_logic
SIGNAL sel_all       : std_logic
SIGNAL sel_chan      : std_logic_vector(11 DOWNT0 0)
SIGNAL sel_din       : std_logic
SIGNAL sel_err       : std_logic
SIGNAL sel_err_tp    : std_logic
SIGNAL sel_gtfe      : std_logic_vector(1 DOWNT0 0)
SIGNAL sel_header    : std_logic
SIGNAL sel_sim       : std_logic
SIGNAL sel_trailer   : std_logic
SIGNAL sel_trailer_tp : std_logic
SIGNAL setup_version : std_logic_vector(31 DOWNT0 0)
SIGNAL show_slink_bits : std_logic_vector(15 DOWNT0 0)
SIGNAL sim_data      : std_logic_VECTOR(63 DOWNT0 0)
SIGNAL sim_mode      : std_logic
SIGNAL sim_sl_ctrl   : std_logic
SIGNAL simspy_addr   : std_logic_vector(12 DOWNT0 0)
SIGNAL simspy_en     : std_logic
SIGNAL simspv_en0    : std logic

```

bcres\_delay: tested


# BCRES Delay



V0026: clk40 for l1a\_dlyed

L1A delay seems not to be required, because the L1A delay for GTFE on the TIM board could be used to get equal BC numbers in the event record.


daq\_cmd\_reg(2)



BCRes\_int = 12.5 ns pulse ==> DELAY  
Res\_Orbitnr\_int ...not used

L1A\_int = 25 ns pulse ==> ROP  
Res\_Evr, L1Res\_int ==> ROP  
bc\_error, run\_rop ==> ROP, daq\_status  
start\_run = 12.5ns pulse ==>ROP  
Hardres\_int ... not used


# TIM Signal Decoder & BC\_counter



**GREEN LED SLD on front panel SLINK is on and not full**

SLINK Interface: from SLINK  
 LSF(3:0) = "0000" from s-link for 64 bit transfer  
 LFF LinkFull flag  
 LRL(3:0) Link Return Lines  
 LDOWN# 0=link is down until cleared by reset, while resetting, during testmode

SLINK Interface: to SLINK  
 UD(63:0) data bits  
 USF(3:0) = "0000" to s-link for 64 bit transfer  
 URESET# =0 starts reset cycle  
 UTEST# =0 switches to test mode  
 UDW1,0 = 11...64bits link width  
 UCTRL# =0 control word is being sent to S-link  
 UWEN# =0 write enable data to be transferred to s-link  
 UCLK User clock; rising edge stores data




FD reduces combin-delay

to gfe\_simsipy\_ctrl+slink


See daq\_status(vme page):  
 -- daq\_status(8) <= sl64\_full; -- slink is full  
 -- daq\_status(7) <= sl64\_down; -- slink is down  
 -- daq\_status(6 downto 4) <= sl\_resv;  
 -- daq\_status(3 downto 0) <= sl\_lrl;

# SLINK64 interface

## GTFE WORDS



## TRAILER\_CRC



Include Trailer word with CRC=0 into the CRC calculation and insert the crc result afterwards.  
 Slink: After Full flag we have to stop after <32 words.  
 If full goes inactive again continue with transfer.  
 Use 'S64\_NWEN' to send a word to the S-link.  
 We can start and stop sending whenever required.  
 S-LINK f= 40...80 MHz

V102A

## Automatic EVENT LENGTH CALCULATION



# HEADER + GTFE + TRAILER words

## STANDARD MEMORY SIZES

```

3k chip: 96 RAMB
SIM_SPY MEMORY: 1 ev=202 W64
~40 events =>8kx64 ==> 32 RAMB
FDL:      1kx64 ==> 4 RAMB
7 PSB: 1kx64 =4ramb ==> 28 RAMB
GMT:      4kx64 ==> 16 RAMB
TIM:      1kx64 ==> 4 RAMB
TCSM:     1kx64 ==> 4 RAMB
GMTspare: 1kx64 ==> 4 RAMB
BC-Fifo 1kx16 ==> 1 RAMB
-----
= 93 RAMB

```

## Channel FIFOs

```

3bx case:
1k W64 ==> psb(18W64) : 56 events
1k W64 ==> fdl(21W64) : 48 events
4k W64 ==> gmt(51W64) : 80 events
5bx case:
1k W64 ==> psb(30W64) : 34 events
1k W64 ==> fdl(35W64) : 29 events
4k W64 ==> gmt(85W64) : 48 events
3/5bx case:
1k W64 ==> psb(18W64) : 56 events
1k W64 ==> fdl(35W64) : 29 events
4k W64 ==> gmt(85W64) : 48 events

```

## 1.)ALTERNATIVE MEMORY SIZES

```

3k chip: 96 RAMB
SIM_SPY MEMORY: 1 ev=202 W64
~10 events =>2kx64 ==> 8 RAMB
FDL:      2kx64 ==> 8 RAMB
7 PSB: 2kx64 =8ramb ==> 56 RAMB
GMT       2kx64 ==> 8 RAMB
TIM:      2kx64 ==> 8 RAMB
TCSM:     --- ==> 0 RAMB
GMTspare: --- ==> 0 RAMB
BC-Fifo 1kx16 ==> 1 RAMB
-----
= 89 RAMB

```

## Channel FIFOs

```

3bx case:
2k W64 ==> psb(18W64) : 112 events
2k W64 ==> fdl(21W64) : 96 events
2k W64 ==> gmt(51W64) : 40 events
5bx case:
2k W64 ==> psb(30W64) : 68 events
2k W64 ==> fdl(35W64) : 58 events
2k W64 ==> gmt(85W64) : 24 events
3/5bx case:
2k W64 ==> psb(18W64) : 112 events
2k W64 ==> fdl(35W64) : 58 events
2k W64 ==> gmt(85W64) : 24 events

```

## 2.)ALTERNATIVE MEMORY SIZES

```

3k chip: 96 RAMB
SIM_SPY MEMORY: 1 ev=202 W64
~10 events =>2kx64 ==> 8 RAMB
FDL:      4kx64 ==> 16 RAMB
7 PSB: 2kx64 =8ramb ==> 56 RAMB
GMT       1kx64 ==> 4 RAMB
TIM:      2kx64 ==> 8 RAMB
TCSM:     --- ==> 0 RAMB
GMTspare: --- ==> 0 RAMB
BC-Fifo 1kx16 ==> 1 RAMB
-----
= 93 RAMB

```

## Channel FIFOs

```

3bx case:
2k W64 ==> psb(18W64) : 112 events
4k W64 ==> fdl(21W64) : 192 events
1k W64 ==> gmt(51W64) : 20 events
5bx case:
2k W64 ==> psb(30W64) : 68 events
4k W64 ==> fdl(35W64) : 116 events
1k W64 ==> gmt(85W64) : 12 events
3/5bx case:
2k W64 ==> psb(18W64) : 112 events
4k W64 ==> fdl(35W64) : 116 events
1k W64 ==> gmt(85W64) : 12 events


```




```

SIGNAL simspy_en1 : std_logic
SIGNAL simspy_we : std_logic
SIGNAL sl64_down : std_logic
SIGNAL sl64_full : std_logic
SIGNAL sl64_ndown : std_logic
SIGNAL sl64_nlff : std_logic
SIGNAL sl_data : std_logic_vector(63 DOWNT0 0)
SIGNAL sl_down : std_logic
SIGNAL sl_dw : std_logic_vector( 1 DOWNT0 0 )
SIGNAL sl_full : std_logic
SIGNAL sl_lrl : std_logic_vector( 3 DOWNT0 0 )
SIGNAL sl_nctrl : std_logic
SIGNAL sl_nreset : std_logic
SIGNAL sl_ntest : std_logic
SIGNAL sl_resv : std_logic_vector( 2 DOWNT0 0 )
SIGNAL sl_wen : std_logic
SIGNAL slink_wen : std_logic
SIGNAL slk_down : std_logic
SIGNAL slk_full : std_logic
SIGNAL sm_status : std_logic_vector(15 DOWNT0 0 )
SIGNAL spy_data : std_logic_vector(63 DOWNT0 0)
SIGNAL spy_full : std_logic
SIGNAL spy_full_limit : std_logic_vector(15 DOWNT0 0)
SIGNAL start_rop_vme : std_logic
SIGNAL start_run : std_logic
SIGNAL start_spying : std_logic
SIGNAL stop_rop_vme : std_logic
SIGNAL stop_spying : std_logic
SIGNAL test_mask1 : std_logic_vector(15 DOWNT0 0)
SIGNAL test_mask2 : std_logic_vector(15 DOWNT0 0)
SIGNAL test_mask3 : std_logic_vector(15 DOWNT0 0)
SIGNAL test_mode : std_logic
SIGNAL too_many_L1A : std_logic_vector(11 DOWNT0 0)
SIGNAL total_trigrnr : std_logic_vector(31 DOWNT0 0)
SIGNAL tp_busy : std_logic
SIGNAL tp_busy_pri : std_logic
SIGNAL tp_err_pri : std_logic
SIGNAL tp_error : std_logic
SIGNAL tp_or_full : std_logic
SIGNAL tp_or_too_many : std_logic
SIGNAL tp_or_warn50 : std_logic
SIGNAL tp_or_warn75 : std_logic
SIGNAL tp_out_of_sync : std_logic
SIGNAL tp_outsync_pri : std_logic
SIGNAL tp_rdy_pri : std_logic
SIGNAL tp_warn_pri : std_logic
SIGNAL tp_warning : std_logic
SIGNAL trailer : std_logic_vector(63 DOWNT0 0)
SIGNAL unused : std_logic_vector(1 DOWNT0 0)
SIGNAL vdii : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL vdin : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL vdoo : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL vdout : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL vdout_simspy : std_logic_VECTOR(15 DOWNT0 0)
SIGNAL vme_addr : std_logic_VECTOR(19 DOWNT0 1)
SIGNAL vme_addresse : std_logic_vector(19 DOWNT0 0)
SIGNAL vme_dis_rd : std_logic
SIGNAL vme_en : std_logic
SIGNAL vme_en1 : std_logic
SIGNAL vme_en2 : std_logic
SIGNAL vme_en3 : std_logic
SIGNAL vme_en_rd : std_logic
SIGNAL vme_en_simspy : std_logic
SIGNAL vme_enn : std_logic
SIGNAL vme_rd_simspy : std_logic

```



# DCM & CLOCK



# DCM parameter

```

TimingChecksOn           = true           ( boolean )
InstancePath             = "*"           ( string )
Xon                      = true           ( boolean )
MsgOn                    = false          ( boolean )
thold_PSEN_PSCLK_negedge_posedge = 0.000 ns ( VitalDelayType )
thold_PSEN_PSCLK_posedge_posedge = 0.000 ns ( VitalDelayType )
thold_PSINCDEC_PSCLK_negedge_posedge = 0.000 ns ( VitalDelayType )
thold_PSINCDEC_PSCLK_posedge_posedge = 0.000 ns ( VitalDelayType )
tipd_CLKFB               = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_CLKIN               = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_DSSSEN              = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_PSCLK               = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_PSEN                = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_PSINCDEC            = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tipd_RST                 = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tpd_CLKIN_LOCKED         = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tpd_PSCLK_PSDONE         = (0.000 ns, 0.000 ns) ( VitalDelayType01 )
tperiod_CLKIN_POSEDGE    = 0.000 ns      ( VitalDelayType )
tperiod_PSCLK_POSEDGE    = 0.000 ns      ( VitalDelayType )
tpw_CLKIN_negedge        = 0.000 ns      ( VitalDelayType )
tpw_CLKIN_posedge        = 0.000 ns      ( VitalDelayType )
tpw_PSCLK_negedge        = 0.000 ns      ( VitalDelayType )
tpw_PSCLK_posedge        = 0.000 ns      ( VitalDelayType )
tpw_RST_posedge          = 0.000 ns      ( VitalDelayType )
tsetup_PSEN_PSCLK_negedge_posedge = 0.000 ns ( VitalDelayType )
tsetup_PSEN_PSCLK_posedge_posedge = 0.000 ns ( VitalDelayType )
tsetup_PSINCDEC_PSCLK_negedge_posedge = 0.000 ns ( VitalDelayType )
tsetup_PSINCDEC_PSCLK_posedge_posedge = 0.000 ns ( VitalDelayType )
CLKDV_DIVIDE             = 2.0           ( real )
CLKFX_DIVIDE             = 1             ( integer )
CLKFX_MULTIPLY           = 4             ( integer )
CLKIN_DIVIDE_BY_2        = false         ( boolean )
CLKIN_PERIOD              = 23.0         ( real )
CLKOUT_PHASE_SHIFT       = "NONE"        ( string )
CLK_FEEDBACK              = "1X"         ( string )
DESKEW_ADJUST             = "SYSTEM_SYNCHRONOUS" ( string )
DFS_FREQUENCY_MODE        = "LOW"        ( string )
DLL_FREQUENCY_MODE        = "LOW"        ( string )
DSS_MODE                  = "NONE"        ( string )
DUTY_CYCLE_CORRECTION    = true          ( boolean )
FACTORY_JF                = X"C080"      ( bit_vector )
MAXPERCLKIN              = 1000000 ps    ( time )
MAXPERPSCLK               = 100000000 ps  ( time )
PHASE_SHIFT               = 0            ( integer )
SIM_CLKIN_CYCLE_JITTER    = 300 ps      ( time )
SIM_CLKIN_PERIOD_JITTER  = 1000 ps      ( time )
STARTUP_WAIT              = false        ( boolean )

```


```

Bit 0 : =1 Show S64_D(15:0) on testpoints DAQ_TEST(15:0)
Bit 1 : =1 Show S64_D(31:16) on testpoints DAQ_TEST(15:0)
Bit 2 : =1 Show S64_D(47:32) on testpoints DAQ_TEST(15:0)
Bit 3 : =1 Show S64_D(63:48) on testpoints DAQ_TEST(15:0)

Bit 4 : =1 Show S64_NWEN on DAQ_TEST(0) // to S-Link64
Show S64_NCTRL on DAQ_TEST(1) // to S-Link64
Show S64_NRESET on DAQ_TEST(2) // to S-Link64
Show S64_NTEST on DAQ_TEST(3) // to S-Link64
Show S64_DW(0) on DAQ_TEST(4) // to S-Link64
Show S64_DW(1) on DAQ_TEST(5) // to S-Link64
Show S64_DOWN on DAQ_TEST(6) // from S-Link64
Show S64_FULL on DAQ_TEST(7) // from S-Link64
Show S64_LRL(3:0) on DAQ_TEST(11:8) // from S-Link64
Show S64_RESV(2:0) on DAQ_TEST(14:12) // from S-Link64
Show SEL_HEADER on DAQ_TEST(15) // begin of record
Bit 5 : =1 Show REC_CLK signals(11 downto 0)

```

Front Panel LEMO for Oscilloscope



TESTPOINTS on board

**TEST POINTS**

**old HISTORY:**

**Version 0019:** l1a\_latency register + l1a\_delay added!! (l1a\_dlyed -->evnr\_check, bcnr\_fifo)  
 fifo\_16to64\_4k corrected

**Version 0018:** chan\_recvr : 11x fifo\_1k =44ramb, gmt: fifo\_4k =16 ramb ==> 60ramb; simspy+bcnr\_fifo =33ramb  
 60+33= 93 <96ramb(max)

**Version 0017:** ROC : GMT logic simplified (send 1bxdata, then check Slink)

**Version 0016:** daq\_evnr\_check: changed to 32 bit counters

**Version 0015:** daq\_status\_encoder: sl\_full(inkl.ignore bit) included

**Version 0014:** chan\_recvr\_gmt: Empty logic for GMT per event, not per word

**Version 0013:** Send GT-Status to EVM chip: GPS 56-->48 bits, ROC,daq\_evnr\_check modified

**Version 0012:** ROC: length for GMT extended to 3x17, 5x17 w64

**Version 0011:** chlink\_ok register, chan\_receiver\_gmt, ROC:res\_roc\_vme

**Version 0010:** corrected simspyctrl avoids 'spurious' events when switching from spy to sim mode

**Version 000f:** ROC changed, new: res\_runff\_vme, daq\_status(11):=run\_rop

**Version 000e:** ROC: roc\_busy -->daq\_status\_encoder // for TCS

**Version 000d:** ROC: stop\_run

**Version 000c:**status flag logic corrected; chlink\_too\_late flag not included as error anymore

**Version 000b:** initial values corrected, reset\_slink extended....1st working version!!

**Version 000a:** DAQ\_TEST points: with clk80, s64nwen, new SM-states

**Version 0009:** FIFO logic corrected

**Version 0008:** L1Res\_int ...error corrected, S64\_NCTRL becomes 0 for Header+Trailer  
 CRC sum gives same result as Janos VHDL code, but that is different to  
 CRC in janos example file.

New 'IGNORE\_SL64\_DOWN,FULL' reg bits.

LED SLD= Green if Slink is not down and not full

**Version 0007 - 0001:** several improvements

```
SIGNAL vme_we_simsy : std_logic
SIGNAL vme_wr : std_logic
SIGNAL wait_for_ch : std_logic_vector(8 DOWNT0 0)
SIGNAL wait_for_slink : std_logic
SIGNAL wr_00_1e : std_logic_vector(15 DOWNT0 0)
SIGNAL wr_40_5e : std_logic_vector(15 DOWNT0 0)
SIGNAL wr_fifo_tp : std logic vector(11 DOWNT0 0)
```













clk  clk'EVENT AND clk = '1'





## SM\_STATUS

=====

8000 = IDLE status because run\_rop =0  
 8001 = ongoing L1RES  
 0000 = ROC is transmitting an event  
 Begin of an event:  
 10FF = waiting for SLINK64 before waiting for a new event  
 20FF = waiting for a new event= waiting for a L1A signal  
 4000 = FIFO FULL error, // L1Reset(=Resync) or res\_roc\_vme reset ROC to IDLE status  
 FDL =channel 0 (vme slot 10)  
 1000 = waiting for SLINK  
 2000 = waiting for FDL data // evnr\_ch\_lt\_ref(0) = '1' OR fifo\_empty(0) = '1'  
 3000 = starting transfer of FDL data  
 PSB0 =channel 1 //Technical Triggers  
 1001 = waiting for SLINK  
 2001 = waiting for PSB0 data (vme slot 9)  
 3001 = starting transfer of PSB0 data  
 PSB1 =channel 2 // Calo data  
 1002 = waiting for SLINK  
 2002 = waiting for PSB1 data (vme slot 13)  
 3002 = starting transfer of PSB1 data  
 PSB2 =channel 3 // Calo data  
 1003 = waiting for SLINK  
 2003 = waiting for PSB2 data (vme slot 14)  
 3003 = starting transfer of PSB2 data  
 PSB3 =channel 4 // Calo data  
 1004 = waiting for SLINK  
 2004 = waiting for PSB3 data (vme slot 15)  
 3004 = starting transfer of PSB3 data  
 PSB4 =channel 5 // M/Q bits  
 1005 = waiting for SLINK  
 2005 = waiting for PSB4 data (vme slot 19)  
 3005 = starting transfer of PSB4 data  
 PSB5 =channel 6 // M/Q bits  
 1006 = waiting for SLINK  
 2006 = waiting for PSB5 data (vme slot 20)  
 3006 = starting transfer of PSB5 data  
 PSB6 =channel 7 // M/Q bits  
 1007 = waiting for SLINK  
 2007 = waiting for PSB6 data (vme slot 21)  
 3007 = starting transfer of PSB6 data  
 GMT =channel 8 // Muons  
 1081 = waiting for SLINK before bx1      1082 = waiting for SLINK before bx2      1083 = waiting for SLINK before bx3  
 1084 = waiting for SLINK before bx4      1085 = waiting for SLINK before bx5  
 1091 = waiting for SLINK before bx1-err    1092 = waiting for SLINK before bx2-err    1093 = waiting for SLINK before bx3-err  
 1094 = waiting for SLINK before bx4-err    1095 = waiting for SLINK before bx5-err  
 2008 = waiting for GMT data (vme slot 18)  
 3008 = starting transfer of GMT data  
 TIM =channel 11 // test data  
 1011 = waiting for SLINK  
 2011 = waiting for TIM data (vme slot 16)

**Global Actions**

**Concurrent Statements**

**Architecture Declarations**

**Signals Status**

**State Register Statements**

**Process Declarations**

**Pre Actions:**

**Post Actions:**

**Package List**

LIBRARY ieee;  
 USE ieee.std\_logic\_1164.all;  
 USE ieee.std\_logic\_arith.all;  
 USE ieee.STD\_LOGIC\_UNSIGNED.all;

SIGNAL	MODE	DEFAULT	RESET	SCHEME
apply_err	OUT	'0'	'0'	CLKD
apply_gtfe	OUT	(OTHERS => '0')	(OTHERS => '0')	CLKD
apply_header	OUT	'0'	'0'	CLKD
apply_trailer	OUT	'0'	'0'	CLKD
clr_fifo	OUT	'0'	'0'	CLKD
decr_ch_cntr	OUT	(OTHERS => '0')	(OTHERS => '0')	CLKD
decr_ref_cntr	OUT	'0'	'0'	CLKD
do_crc_trailer	OUT	'0'	'0'	CLKD
incr_evnr	OUT	'0'	'0'	CLKD
incr_evstatus	OUT	'0'	'0'	CLKD
llres_fsm	OUT	'0'	'0'	CLKD
no_event	OUT	'0'	'0'	CLKD
rd_bc_fifo	OUT	'0'	'0'	CLKD
rd_fifo	OUT	(OTHERS => '0')	(OTHERS => '0')	CLKD
res_crc	OUT	'0'	'0'	CLKD
res_evnr_fsm	OUT	'0'	'0'	CLKD
roc_busy	OUT	'0'	'0'	CLKD
roc_error	OUT	'0'	'0'	CLKD
sm_status	OUT	(OTHERS => '0')	(OTHERS => '0')	CLKD
wait_for_ch	OUT	(OTHERS => '0')	(OTHERS => '0')	CLKD
wait_for_slink	OUT	'0'	'0'	CLKD

ROC behavior:

=====

- The ROC skips non active boards. In that case the EVENT\_LENGTH register has to be programmed accordingly.
- If Channel Link data do not arrive within 255\*12.5 ns = 3.187,5 ns then the ROC sends 'FFFF' instead and proceeds to the next channel.
- If the SLINK64 is not ready the ROC waits for an infinite time.  
 Either a VME 'res\_roc' command or a L1RESET(=RESYNC) can reset the ROC to the IDLE state.
- According to the 'length(i)' register bit the ROC expects data form 3 or 5 bunchcrossings.  
 If the record lengths of boards and the DAQ chip disagree bad data will be sent.  
 Never change 'length' register during run !!
- \* ROC sends 'roc\_error' when FIFOs are full
- \* ROC sends 'roc\_busy' while resetting after a L1Reset/Resync command.
- \* ROC resets SLINK64 after a L1Reset/Resync command.

28.Aug08:  
 Outputs: wait\_for\_slink, wait\_for\_ch(8:0)

**Return from ERROR, wait\_slink, wait\_ev states with:  
 res\_roc\_vme = '1' only.  
 Aug.2007: L1RESET\_RQST serviced only before or after an event.**

**1=highest priority condition**

state= combinatorial  
 clk-edge switches from old to new state  
 Clocked Signal switches back to '0' =default value.  
 ==> 1 assignment makes a 1T pulse

**res\_roc\_vme removed  
 at end\_ev**

**res\_roc\_vme or l1res immediately  
 stop transmission.  
 --> 1.) make L1RESET/resync  
 --> 2.) 'clr\_fifo'**

**clr\_fifo =25ns signal for FIFO-write side(40MHz).**

<company name>		Project:	rop_chip
Title:	ROC_DAQ State Machine		lengths are hardwired with
Path:	rop_chip_lib/roc_daq/fsm		wait statesfor 3bx and 5bx
Edited:	by taurok on 17 Feb 2009		



3011 = starting transfer of TIM data


V00254 (Aug08): wait\_for\_slink, wait\_for\_ch(8:0) added  
Version 001F: res\_evnr returns to idle to make a 'clr\_fifo'  
fifo\_empty(8) = '0' AND evnr\_ref\_ge\_ch(8) = '1' required  
before sending each GMT\_bx.  
Version 001D: gmt changed, end\_of event simplified  
Version 0013: NEW logic with ...ge  
Version 000E: hard\_res removed, new: roc\_busy

Conditions for ==> ERROR state'4000'  
(on next page)

```
fifo_full(15) = '1'  
OR ( fifo_full(0) = '1' AND active(0) = '1' ) OR ( fifo_full(1) = '1' AND active(1) = '1' )  
OR ( fifo_full(2) = '1' AND active(2) = '1' ) OR ( fifo_full(3) = '1' AND active(3) = '1' )  
OR ( fifo_full(4) = '1' AND active(4) = '1' ) OR ( fifo_full(5) = '1' AND active(5) = '1' )  
OR ( fifo_full(6) = '1' AND active(6) = '1' ) OR ( fifo_full(7) = '1' AND active(7) = '1' )  
OR ( fifo_full(8) = '1' AND active(8) = '1' )  
  
-- FIFO FULL ERROR  
sm_status_cld <= X"4000";
```


After Error status wait 4 bx (wait\_err) until  
FIFOs are reset and FULL Flag is removed.

After S-Link error  
RETURN TO 'IDLE' STATUS



res\_roc\_vme = '1' OR !res\_rqst = '1'

**BEGIN of EVENT**



**Check Slink at begin of event**

**RETURN TO 'IDLE' STATUS**

**HEADER + GTFE data**

```


sl_down = '0' AND sl_full = '0' AND fifo_full(15) = '0' AND
l1res_rqst = '0' AND res_evnr_rqst = '0'
AND fifo_empty(15) = '0' AND
(   (fifo_empty(0) = '0' AND active(0) = '1') -- wait for ChanLink
OR (fifo_empty(1) = '0' AND active(1) = '1')
OR (fifo_empty(2) = '0' AND active(2) = '1')
OR (fifo_empty(3) = '0' AND active(3) = '1')
OR (fifo_empty(4) = '0' AND active(4) = '1')
OR (fifo_empty(5) = '0' AND active(5) = '1')
OR (fifo_empty(6) = '0' AND active(6) = '1')
OR (fifo_empty(7) = '0' AND active(7) = '1')
OR (fifo_empty(8) = '0' AND active(8) = '1')
OR (fifo_empty(11) = '0' AND active(11) = '1') )
    
```

```

sm_status_cld <= (others => '0'); no_event_cld <= '0';
incr_evnr_cld <= '1'; res_crc_cld <= '1';
rd_bc_fifo_cld <= '1'; -- 1tick
    
```

**EVENT\_STATUS:**

- res\_crc also resets event\_status
- every error increments the event\_status




-- Signals return to default status =0  
 -- ==> 1T pulses:  
 -- incr\_evnr\_cld , rd\_bc\_fifo\_cld, res\_crc\_cld

clk\_edge ==>

apply\_header\_cld <= '1';


header word



clk\_edge ==>

apply\_gtfe\_cld(0) <= '1';

1st gtfe word




apply\_gtfe\_cld(1) <= '1';


2nd gtfe word


**Wait infinitely for the SLINK64.  
 Emery exit by res\_roc\_vme or**

**Send error data, when no  
 Channel Link data arrive  
 within 512 ticks = 6,25 us  
 and increment event\_status**

**RETURN TO 'IDLE' STATUS**









res\_roc\_vme = '1'

**RETURN TO 'IDLE' STATUS**







**RETURN TO 'IDLE' STATUS**




res\_roc\_vme = '1'







**RETURN TO 'IDLE' STATUS**




res\_roc\_vme = '1'




**RETURN TO 'IDLE' STATUS**




res\_roc\_vme = '1'



**RETURN TO 'IDLE' STATUS**




res\_roc\_vme = '1'







**RETURN TO 'IDLE' STATUS**




res\_roc\_vme = '1'





**RETURN TO 'IDLE' STATUS**






**RETURN TO 'IDLE' STATUS**







**RETURN TO 'IDLE' STATUS**



**CHAN\_8 = GMT  
page 2**





--send 2nd bx  
apply\_err\_cld <= '1';





**RETURN TO 'IDLE' STATUS**







**CHAN\_11 = TIM for TEST only**  
**fixed record length=6 W64**

