


FDL-BOARD-9U

FDL9U

HEPHY VIENNA ELEKTRONIK I sheet 1 of 1


modified by: A.T 5-12-2004_14:49

checked by: AT+MP 120504






Optionally the ECL signals L1A_X and CLK_X might be used Frontpanel ECL signals

LVDS signals from TIM card via Backplane




Place Serial Term. Resistors close to 74LVCH16245A

40MHz




Place Test points for internal CLOCK signals close to receiving chips.
Place Serial Term. Resistors close to CDC586



<h1>FDL-CARD-9U</h1>	
<h2>CLOCK FDL</h2>	
HEPHY VIENNA ELEKTRONIK I	sheet 1 of 1
modified by: AT 7.NOV03	5-14-2004_10:03
checked by: A.TAUROK	110504

or 17V Proms



Achtung: REFDES in CONF_FDL und JTAG müssen übereinstimmen!!!

How to reconfigure FPGA from prom when already running?
FPGA is in master serial mode.

See FDL_CHIP schematic to find:
HSWAP_EN_FDL
NPWRDWN_B
DOUT_FDL
On Mezzanine board for FDL you find: M0,M1,M2

JTAG pins : See JTAG circuits

Selecting Configuration Modes

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx JTAG Programmer software. Serial output is the default programming mode.

We use serial mode only.


FDL-CARD-9U	
CONF FDL	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 1
modified by: A.TAUROK	5-11-2004_16:40
checked by: A.TAUROK	110504

NORD MIS_076 connector

3Kpins_bank1: A8,A9

Pin	Signal	Pin	Signal	Pin	Signal
431	TDO	432	TTRIG PAN	433	TTRIG PAN
433	TMS	434	FINOR PAN	435	FINOR PAN
435	ERR	436	VD I_0	437	VD I_0
437	PAN	438	VD I_2	439	VD I_2
439	VD I_1	440	TCK	441	TCK
441	VD I_3	442	FDL	443	FDL
443	VD I_4	444	B4	445	B4
445	A8	446	NC	447	NC
447	A9	448	VD I_5	449	VD I_5
449	VD I_6	450	VD I_7	451	VD I_7
451	VD I_8	452	VD I_9	453	VD I_9
453	VD I_10	454	VD I_11	455	VD I_11
455	VD I_12	456	VD I_13	457	VD I_13
457	VD I_14	458	VD I_15	459	VD I_15
459	IRO	460	WKT	461	WKT
461	EN	462	NDTACK	463	NDTACK
463	NBERR	464	FDL	465	FDL
465	B11	466	C10	467	C10
467	VA I_1	468	VA I_2	469	VA I_2
469	VA I_3	470	VA I_4	471	VA I_4
471	VA I_5	472	VA I_6	473	VA I_6
473	VA I_7	474	VA I_8	475	VA I_8
475	VA I_9	476	VA I_10	477	VA I_10
477	VA I_11	478	VA I_12	479	VA I_12
479	VA I_13	480	VA I_14	481	VA I_14
481	VA I_15	482	VA I_16	483	VA I_16
483	VA I_17	484	VA I_18	485	VA I_18
485	VA I_19	486	VD I_16	487	VD I_16
487	VD I_17	488	VD I_18	489	VD I_18
489	VD I_19	490	VD I_20	491	VD I_20
491	VD I_21	492	VD I_22	493	VD I_22
493	VD I_23	494	VD I_24	495	VD I_24
495	VD I_25	496	VD I_26	497	VD I_26
497	VD I_27	498	C15	499	C15
499	D15	500	C16	501	C16
501	H15	502	F15	503	F15
503	H16	504	F14	505	F14
505	VD I_28	506	VD I_29	507	VD I_29
507	VD I_30	508	VD I_31	509	VD I_31
509	TTRIG 0	510	TTRIG 1	511	TTRIG 1
511	TTRIG 2	512	TTRIG 3	513	TTRIG 3
513	TTRIG 4	514	TTRIG 5	515	TTRIG 5
515	TTRIG 6	516	TTRIG 7	517	TTRIG 7
517	TTRIG 8	518	TTRIG 9	519	TTRIG 9
519	TTRIG 10	520	TTRIG 11	521	TTRIG 11
521	TTRIG 12	522	TTRIG 13	523	TTRIG 13
523	VREF 0	524	VREF 0	525	VREF 0
525	TTRIG 14	526	TTRIG 15	527	TTRIG 15
527	TTRIG 16	528	TTRIG 17	529	TTRIG 17
529	TTRIG 18	530	TTRIG 19	531	TTRIG 19
531	VREF 0	532	TTRIG 20	533	TTRIG 20
533	TTRIG 21	534	TTRIG 22	535	TTRIG 22
535	TTRIG 23	536	TTRIG 24	537	TTRIG 24
537	VREF 0	538	TTRIG 25	539	TTRIG 25
539	TTRIG 26	540	TTRIG 27	541	TTRIG 27
541	TTRIG 28	542	TTRIG 29	543	TTRIG 29
543	TTRIG 30	544	TTRIG 31	545	TTRIG 31
545	TTRIG 32	546	TTRIG 33	547	TTRIG 33
547	TTRIG 34	548	TTRIG 35	549	TTRIG 35
549	TTRIG 36	550	TTRIG 37	551	TTRIG 37
551	TTRIG 38	552	TTRIG 39	553	TTRIG 39
553	TTRIG 40	554	TTRIG 41	555	TTRIG 41
555	TTRIG 42	556	TTRIG 43	557	TTRIG 43
557	TTRIG 44	558	TTRIG 45	559	TTRIG 45
559	TTRIG 46	560	TTRIG 47	561	TTRIG 47
561	TTRIG 48	562	VREF 0	563	VREF 0
563	TTRIG 49	564	TTRIG 50	565	TTRIG 50
565	TTRIG 51	566	VREF 0	567	VREF 0
567	TTRIG 52	568	TTRIG 53	569	TTRIG 53
569	TTRIG 53	570	TTRIG 55	571	TTRIG 55
571	TTRIG 56	572	TTRIG 57	573	TTRIG 57
573	B28	574	TTRIG 58	575	TTRIG 58
575	F25	576	TTRIG 59	577	TTRIG 59
577	TTRIG 60	578	TTRIG 63	579	TTRIG 63
579	VREF 0	580	B23	581	B23
581	TTRIG 61	582	HSWAP	583	HSWAP
583	TTRIG 62	584	EN	585	EN
585	MEZZ957	586	PROG	587	PROG
587	MEZZ957	588	FDL0	589	FDL0

3Kpins_bank0: B23,B25
 SYM_CHECK=AT 120504
 DECAL_CHECK=240304




Default: Apply 3.3V to VCCO_0 (=Banks 0)
 FDL: Apply 1.5V to VCCO_0 (=Banks 0) for GTL+ signal

SOUTH MIS_076 connector

3Kpins_bank4: AD11,AD12 //AE6,AL7

Pin	Signal	Pin	Signal	Pin	Signal
603	NC	604	PROG	605	PROG
605	NPWRDWN	606	DOUT	607	DOUT
607	ALGO32	608	FDL2	609	FDL2
609	ALGO31	610	ALGO S_0	611	ALGO S_0
611	AL7	612	ALGO30	613	ALGO30
613	AL6	614	PROG	615	PROG
615	ALGO29	616	FDL3	617	FDL3
617	ALGO27	618	ALGO28	619	ALGO28
619	ALGO25	620	ALGO26	621	ALGO26
621	ALGO23	622	ALGO24	623	ALGO24
623	ALGO21	624	ALGO22	625	ALGO22
625	ALGO19	626	ALGO20	627	ALGO20
627	ALGO17	628	ALGO18	629	ALGO18
629	ALGO15	630	PROG	631	PROG
631	ALGO14	632	FDL4	633	FDL4
633	ALGO12	634	ALGO15	635	ALGO15
635	ALGO10	636	ALGO13	637	ALGO13
637	ALGO8	638	ALGO11	639	ALGO11
639	ALGO6	640	ALGO9	641	ALGO9
641	ALGO4	642	ALGO7	643	ALGO7
643	AD11	644	ALGO5	645	ALGO5
645	AD12	646	ALGO3	647	ALGO3
647	ALGO0	648	ALGO1	649	ALGO1
649	STAT 9_1	650	STAT 9_0	651	STAT 9_0
651	STAT 9_3	652	STAT 9_2	653	STAT 9_2
653	STAT 11_1	654	STAT 11_0	655	STAT 11_0
655	STAT 11_3	656	STAT 11_2	657	STAT 11_2
657	STAT 12_1	658	STAT 12_0	659	STAT 12_0
659	STAT 12_3	660	STAT 12_2	661	STAT 12_2
661	STAT 13_1	662	STAT 13_0	663	STAT 13_0
663	STAT 13_3	664	STAT 13_2	665	STAT 13_2
665	CLK_LOCKED	666	AC15	667	AC15
667	FDL	668	RESET	669	RESET
669	AH15	670	FDL CHIP	671	FDL CHIP
671	CLK_TO	672	CLK FBIN	673	CLK FBIN
673	FDL	674	CLK FBOUT	675	CLK FBOUT
675	INACTIVE	676	CLK80_TO	677	CLK80_TO
677	LIA	678	FDL	679	FDL
679	LRESET	680	AL14	681	AL14
681	STAT 14_0	682	AL14	683	AL14
683	STAT 14_2	684	BCRES	685	BCRES
685	STAT 15_0	686	AD15	687	AD15
687	STAT 15_2	688	STAT 14_1	689	STAT 14_1
689	STAT 17_0	690	STAT 14_3	691	STAT 14_3
691	STAT 17_2	692	STAT 15_1	693	STAT 15_1
693	STAT 19_0	694	STAT 17_1	695	STAT 17_1
695	STAT 19_2	696	STAT 17_3	697	STAT 17_3
697	STAT 20_0	698	STAT 19_1	699	STAT 19_1
699	STAT 20_2	700	STAT 19_3	701	STAT 19_3
701	STAT 21_0	702	STAT 20_1	703	STAT 20_1
703	STAT 21_2	704	STAT 20_3	705	STAT 20_3
705	STAT 18_0	706	STAT 21_1	707	STAT 21_1
707	STAT 18_2	708	STAT 21_3	709	STAT 21_3
709	AD20	710	STAT 18_1	711	STAT 18_1
711	AD19	712	STAT 18_3	713	STAT 18_3
713	AC20	714	AF20	715	AF20
715	AC21	716	AF21	717	AF21
717	AE21	718	AF22	719	AF22
719	AE20	720	AJ20	721	AJ20
721	DA0 D_26	722	CLK DAQ	723	CLK DAQ
723	DA0 D_24	724	DAQ D_27	725	DAQ D_27
725	DA0 D_22	726	DAQ D_25	727	DAQ D_25
727	DA0 D_20	728	DAQ D_23	729	DAQ D_23
729	DA0 D_18	730	DAQ D_21	731	DAQ D_21
731	DA0 D_16	732	DAQ D_19	733	DAQ D_19
733	DA0 D_14	734	DAQ D_17	735	DAQ D_17
735	DA0 D_12	736	DAQ D_15	737	DAQ D_15
737	DA0 D_10	738	DAQ D_13	739	DAQ D_13
739	DA0 D_8	740	DAQ D_11	741	DAQ D_11
741	DA0 D_6	742	DAQ D_9	743	DAQ D_9
743	DA0 D_4	744	DAQ D_7	745	DAQ D_7
745	DA0 D_2	746	DAQ D_5	747	DAQ D_5
747	AH23	748	DAQ D_3	749	DAQ D_3
749	AH24	750	DAQ D_1	751	DAQ D_1
751	AK28	752	DAQ D_0	753	DAQ D_0
753	AK29	754	AL27	755	AL27
755	AL24	756	AJ24	757	AJ24
757	AL23	758	AJ23	759	AJ23
759	AL26	760	AJ26	761	AJ26
761	AL25	762	AJ26	763	AJ26
763	AL23	764	AH26	765	AH26

3Kpins_bank5: AJ23,AJ24 // AC20,AC21 // AL23,AL24 // AH23,AH24







SYM_CHECK=AT 120504
 DECAL_CHECK=240304

MEZZ957 TEMPLATE for 9U BOARDS

MEZZ957 TEMPLATE	
FDL_CHIP	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 3
modified by: A.T 13.2.04 5-12-2004 14:22	
checked by: MP+AT 120504 12-05-2004	

WEST MIS_095 connector

EAST MIS_095 connector



Default: Apply 3.3V to VCCO_123 (=Banks 1,2,3)

Default: Apply 3.3V to VCCO_67 (=Banks 6,7)

MEZZ957 TEMPLATE

FDL_CHIP	
HEPHY VIENNA ELEKTRONIK I	sheet 2 of 3
modified by: AT 13.2.04	5-12-2004_14:38
checked by: CHECKER	0-00-0000_00:00


ICLB = 4 slices (as 2x2) 1slice=F+G LUT, 2 FF, hor.cascade OR,
 Device Row x Col./Slices/RAM kbits/Multiplier/RAMBlocks (Kbits)/DCMs/maxio pads
 XC2V1000 40x32 5120 160 40 40 8 432
 XC2V1500 48x40 7680 240 48 48 8 528
 XC2V1500: =15360 DFF XC2V2000-4BF957 xxx io
 XC2V1500-SFF896 413 \$ XC2V3000-4BF957 xxx io
 Monitor RAMs: (192+16+68)/16 = 18RAMblocks RingBuf (DPM)
 18RAMblocks RD-Buf (Fifo)
 IRAMblocks BX-Buf
 IRAMblocks L1Aqueue 1 RAMblock =18 kbit DPRAM
 RI-BUF VME-access: A15-A1 for 18 1kV-DPMs
 FDL chip pins: 369 (without ALGO bits to EVM)

Algo bits to Event Manager:
 Option1: Send Algo bits to FDL chip and to output drivers => NOT enough pins on TCS com-
 Option2: L1A extracts data from RI-Buf and sends them via Chan.Link to EVM-link
 Option2: ...and via another Chan.Link to GTFE
 Option2: 369 +30 pins too many for chip => reduce other pins
 Monitor: not prescaled algo bits
 RATE counters: prescaled algo bits
 TCS => FDL: L1A for EVM readout
 RATE COUNTER monitoring
 192 counters 32bits
 1 sec => 40 Mio = 262 5A00
 6 sec = E4... = 28 bits
 107 sec = E4... = 32bits
 Reset Rate counters every 1 sec or 10 sec
 The reset stores all counters into registers.
 The reset stores also the overall orbit number
 FDL: decodes Reset Orbit instruction to get overall orbit number of run.

Welcher Chip wird denn nun verwendet? Es ist nirgends definiert!! M.P.
 XC2V3000???? benötigt 3 Proms XC18V04VQ44C
 XC2V4000???? benötigt 4 Proms XC18V04VQ44C A.T: Ich hoffe dass XC2V2000 genügt.
 XC2V6000???? benötigt 6 Proms XC18V04VQ44C


LOGIC IDEEN:

to EVM: raw Algos of 1 bx
 to DAQ: raw Algos of 3(5) bx



Nets copied from fdl9u schematic:



VREF, CLK, Special PINS have to be on same pins on both MEZZ boards.



FDL-BOARD-9U	
FDL CHIP	
HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: M.P.	5-12-2004 14:23
checked by: CHECKER	0-00-0000 00:00


NPWRDWN_B is bidirectional pin!
 NPWRDWN_for each Virtex chip necessary!

uppermost connector




lowest connector

DISPLAY




INTERLOCK

Front Panel buttons



Changed to 3.3V chip

Frontpanel



Rail



FDL-9U-CARD
FRONT PAN FDL

HEPHY VIENNA ELEKTRONIK I	sheet 1 of 1
modified by: AT, OCT03	5-14-2004_10:03
checked by: AT+MP	110504


Front Panel space for 9U: >300 mm

ERNI68B 48 mm

The Virtex chips are mounted on mezzanine boards.
 =>There is no JTAG hetero symbol for Virtex chips.

JTAG: Xilinx Config. options: VME, Par_CableIV, Bridge-backplane
 JTAG: Altera Config. options: Master Blaster, Bridge-backplane
 FDL chip: also directly by VME


XILINX CHAIN: Proms, Virtex chips



ALTERA CHAIN: Proms, EP1K10 = ACEX chips


bypass capacitors for proms are on page CONF_FDL

Select JTAG from Backplane or VME/ParallelCableIV




Select JTAG signals either from Backplane or from Master Blaster.

JMP 1-2 =ON //configure XILINX chips by VME
 JMP 2-3 =ON //configure XILINX chips by PAR_CABLE IV




Select JTAG signals either from VME or from Parallel Cable IV



FROM/TO BACKPLANE via bus-switches

Run MasterBlaster either with 3.3 or 5V




FDL-CARD-9U

JTAG FDL

HEPHY VIENNA ELEKTRONIK I	sheet 1 of 1
modified by: AT	10-13-2004_13:15
checked by: MP+AT	110504

CS5206 Linear 6A Voltage Regulator



Heatsink must be mounted isolated

take TANTAL !!
1.5V for FDL chip

V_{ref}
 $(1.240...1.254...1.266)V/68.1 = 18.2...18.4...18.6 \text{ mA} > 10\text{mA}$
 $250 \text{ mV} / (18.2...18.6 \text{ mA}) = 13.73...13.44 \text{ Ohm}$
 Adjust voltage with R131 = 475....562 Ohm
 $I_{adj}=54 \text{ uA}...$ can be neglected
 all resistors for CS5206 in metalfilm

FDL-CARD-9U

POWER_FDL

HEPHY VIENNA
ELEKTRONIK 1

sheet 1 of 1

modified by: H. BERGAUER

5-17-2004_10:07

checked by: AT+MP

110504

Alternative Driver for RO-bus

LIVE INSERTION

SN74ABTE16245 HotSwap, incidentwave switching


SN74ABTE16245 A-side=bus ETL, B-side=25ohm

LVCH16245A: OUTPUTS not protected for live insertion [Vout<Vcc(instant.)+0.5V]


ABT,BCT,LVT: Vin<7V, Vout<5.5V, 3-state power-up circuit(Voff=2.5,1.8V)

/OE with R-pullup to disable outputs at begin; later enable outputs by FPGA

serial termination for BX...as protection against 5V




EVM_D [27:0]



CH 10E [4:0]
CH_10E [4:0]N

Differential Lines Zo=50 ohm ==> Zdiff =~100


DAQ_D [27:0]



CH 10D [4:0]
CH_10D [4:0]N


to/from FDL chip with internal 25 ohm serial term.

to FDL chip



LV3V3BIAS

to/from backplane





Differential Lines 2x50 ohm

FDL-CARD-9U

RO CHLINK FDL

HEPHY VIENNA ELEKTRONIK I	sheet 1 of 1
modified by: A.T 3NOV03	5-11-2004_17:31
checked by: AT+MP	110504

47 Ohm resistors protect the Virtex drivers against overvoltage spikes.



Keep NDTACK NBERR inactive while VME64X chip is unconfigured


inverted values

Geographical Addresses

Parity bit: for odd parity
 slot=1: GA=0 0001 => GAP=0
 slot=2: GA=0 0010 => GAP=0
 slot=3: GA=0 0011 => GAP=1
 etc


See VME64x.pdf page 10 Table 3-2

47 Ohm resistors protect the Virtex drivers against overvoltage spikes.



Stecker und Signale mit GTL und TIM schematic vergleichen


D1 = VCC on BACK6U
 D1 = LV3V3bias on BACK9U



VME64 CONNECTOR 1


LV2V5_V not used anymore

FDL must not inserted into the 6U Backplane!!!




Do not solder this part.

Unused 2.5V plane can be connected to 3.3V optionally on 9U backplane if GTL-6U is not used anymore in Crate



Do not use LV2V5 and LV1V8 from BACKPLANE-6U
 LV2V5 and LV1V8 will not be connected on the Backplane-9U



FDL-CARD-9U VME INTERFACE




REMARKS:

- 3.3V fehlen: 22 42 118 146.....pdf falsch?? Ja, pinfile ist Referenz, HB 20080
- 2.5V fehlen: 33 48 91 130 201.....pdf falsch?? Ja, pinfile ist Referenz, HB 200
- Dedicated inputs als GND definiert: 78 80 182 184
- Unused CLK pin als GND definiert: 183

FDL-CARD-9U	
VME INTERFACE	
HEPHY VIENNA ELEKTRONIK I	sheet 2 of 3
modified by: M:PADRTA	5-11-2004_17:48
checked by: AT+MP	110504



This pin is the power or ground for the ClockLock and ClockBoost circuitry of a PLL. To ensure noise resistant the power and ground supply to the ClockLock and ClockBoost circuitry should be isolated from the power and ground to the rest of the device. If the PLL is not used, this power or ground pin should be connected to VCCINT or GNDINT, respectively.




A.T. Aug03: See configdevices.pdf.
Do not insert R75, R76, R77 when internal pullup R is used in IC20: EPC2
All pull-up resistors are 1 k.

FRAGEN bitte klären:

- 3.3V fehlen: 22 42 118 146.....pdf falsch?? Ja, pinfile ist Referenz, HB 200803
- 2.5V fehlen: 33 48 91 130 201.....pdf falsch?? Ja, pinfile ist Referenz, HB 200803
- Dedicated inputs als GND definiert: 78 80 182 184
- Unused CLK pin als GND definiert: 183
- INIT_DONE used as I/O: 19

FDL-CARD-9U	
VME INTERFACE	
HEPHY VIENNA ELEKTRONIK 1	sheet 3 of 3
modified by: H. BERGAUER	5-11-2004_17:54
checked by: AT+MP	110504




VME access to FDL chip.

Configure Xilinx FDL chip by VME using Config pins


Configure Xilinx and PROMs by VME controlled JTAG chain.

IC29
VME_CHIP_FDL
EPIK30TC144-3
TQFP144


VME chip FDL may be upgraded to EPIK50TC144-3




Address bits:
VA_I_31-24 := base addr; see VME64 interface
VA_I_23 - 20 select between chips
VA_I_19 - VA_I_1 go to FDL



<h1>FDL-CARD-9U</h1>	
<h2>VME IO FDL</h2>	
HEPHY VIENNA ELEKTRONIK 1	sheet 1 of 2
modified by: HB	5-17-2004_9:25
checked by: AT+MP	120504



Position of z-pack connectors



AT: updated from Back9U 27.1.04

FDL-CARD-9U

ZPACK FDL

HEPHY VIENNA ELEKTRONIK I sheet 1 of 1

modified by: AT 27.1.04 5-12-2004_11:44

checked by: MP+AT 120504

FDL board receives xxx_L5 Timing signals from Backplane