

Declarations**Ports:**

```

ALGO                : std_logic_vector(191 DOWNT0 0)
ALGO_S              : std_logic_vector(5 DOWNT0 0)
BCRES               : std_logic
BX                  : std_logic_vector(11 DOWNT0 0)
CLK80_TO_FDL        : std_logic
CLK_FBIN_FDL        : std_logic
CLK_TO_FDL          : std_logic
EN_FDL              : std_logic
INACTIVE            : std_logic
LIA                 : std_logic
L1RESET             : std_logic
RDRQST              : std_logic
RESET_FDL_CHIP      : std_logic
STAT_11             : std_logic_vector(3 DOWNT0 0)
STAT_12             : std_logic_vector(3 DOWNT0 0)
STAT_13             : std_logic_vector(3 DOWNT0 0)
STAT_14             : std_logic_vector(3 DOWNT0 0)
STAT_15             : std_logic_vector(3 DOWNT0 0)
STAT_17             : std_logic_vector(3 DOWNT0 0)
STAT_18             : std_logic_vector(3 DOWNT0 0)
STAT_19             : std_logic_vector(3 DOWNT0 0)
STAT_20             : std_logic_vector(3 DOWNT0 0)
STAT_21             : std_logic_vector(3 DOWNT0 0)
STAT_9              : std_logic_vector(3 DOWNT0 0)
STROB               : std_logic_vector(2 DOWNT0 0)
TTRIG               : std_logic_vector(31 DOWNT0 0)
VA_I                : std_logic_vector(19 DOWNT0 1)
WR_FDL              : std_logic
A_BEAM              : std_logic_vector(1 DOWNT0 0)
CLK_DAQ             : std_logic
CLK_EVM             : std_logic
CLK_FBOU_T_FDL      : std_logic
CLK_LOCKED_FDL      : std_logic
DAQ_D               : std_logic_vector(27 DOWNT0 0)
ERR_PAN             : std_logic
EVM_D               : std_logic_vector(27 DOWNT0 0)
FINOR_PAN           : std_logic
FIN_OR              : std_logic_vector(15 DOWNT0 0)
GCLK0S              : std_ulogic
GT_STATUS           : std_logic_vector(3 DOWNT0 0)
IRQ_X               : std_logic
NBERR_FDL           : std_logic
NDTACK_FDL          : std_logic
NEN_BACKRECV        : std_logic
NEN_CHAN_D          : std_logic
NEN_CHAN_E          : std_logic
TECH_TRIG           : std_logic_vector(15 DOWNT0 0)
TTRIG_PAN           : std_logic
dummy_out           : STD_ULOGIC
FDLTCS              : std_logic_vector(3 DOWNT0 0)
FDLU_TCS            : std_logic_vector(3 DOWNT0 0)
TIMFDL              : std_logic_vector(15 DOWNT0 0)
VD_I                : std_logic_vector(31 DOWNT0 0)

```

Diagram Signals:

```

SIGNAL BCRES_i      : std_logic
SIGNAL BERR         : std_logic
SIGNAL CLK0         : std_ulogic := '0'
SIGNAL CLK180       : std_ulogic := '0'
SIGNAL CLK2X        : std_ulogic := '0'
SIGNAL CLK2X180     : std_ulogic := '0'
SIGNAL CLKIN        : std_ulogic := '0'

```

Package List

```


LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE IEEE.VITAL_Timing.all;
LIBRARY unisim;
USE unisim.VCOMPONENTS.all;
USE IEEE.VITAL_Primitives.all;

LIBRARY fdl_types;
USE fdl_types.fdl.all;
LIBRARY STD;
USE STD.TEXTIO.all;
USE unisim.VPKG.all;

```

**Generics are defined in Symbol:
(click 'interface' slide)
no_of_algo = 128
no_of_ttrig = 64**

<company name>		Project:	fdl_chip
		<enter comments here>	
Title:	<enter diagram title here>		
Path:	v6_fdl_chip/fdl_chip/struct		
Edited:	by taurok on 29 Sep 2009		



L1A, BCRES, L1RESET, ROBUST :
 ==> INFF with nclk

lumi_cntr: ORBITCNTR+LUMSEGM COMP+CNTR ;
 'new_lumsegm_fdl' is used as refresh(1)
 by trigger counters
 Event record contains:
 Orbitnr, LuminositySegmentnr
 which are stored in Ringbuffers.

TIM in SLOT 16


includes input flipflops

GT_STATUS

FDL - TIM io


TIMFDL(7:0) ---> input from TIM
 7 - 4: dummy L1_RES;
 3 - 0: TIM_FASTSIG(3:0)
 TIMFDL(15:8) <--- output to TIM ="X00"

UNUSED PINS



FDL - TCS io

-- FDLUTCS (1:0) <--- output to TCS ="00"
 -- FDLUTCS (3:2) ---> input from TCS
 -- Bit 3: 'inh_fdl_cntrs'
 -- Bit 2: 'new_lum_seg' => refresh_from_tcs
 -- FDLTCS (1:0) <--- output to TCS ="01" diff. signal pair
 -- FDLTCS (3:2) ---> input from TCS
 -- Bit 3: '0'; -- free differential +signal
 -- Bit 2: '1'; -- free differential -signal



en_freeze ==>'freeze_counters'
 ... not implemented fdl_core

'freeze_counters' ... not implemented
 -- not used in fdl_core

```


SIGNAL DTACK                : std_logic
SIGNAL L1A_i                 : std_logic
SIGNAL L1RES_i              : std_logic
SIGNAL algo_reg             : std_logic_vector(191 DOWNTO 0)
SIGNAL algo_s_reg           : std_logic_vector(5 DOWNTO 0)
SIGNAL apply_new_prescale_values : std_logic
SIGNAL bitvec2pan           : std_logic_vector(255 DOWNTO 0)
SIGNAL board_id             : std_logic_vector(15 DOWNTO 0)
SIGNAL chan_link_rec        : std_logic_vector(27 DOWNTO 0)
SIGNAL chip_id_sig          : std_logic_vector(31 DOWNTO 0)
SIGNAL clk                   : std_logic
SIGNAL clk80                 : std_logic
SIGNAL clr                   : std_logic
SIGNAL cmd_pulse            : std_logic_vector(15 DOWNTO 0)
SIGNAL din0                  : std_logic
SIGNAL disable_status       : std_logic_vector(12 DOWNTO 0)
SIGNAL dout_chip_id_reg     : std_logic_vector(31 DOWNTO 0)
SIGNAL dout_core            : std_logic_vector(31 DOWNTO 0)
SIGNAL dout_count_reg       : std_logic_vector(31 DOWNTO 0)
SIGNAL dout_fdl_status_reg  : std_logic_vector(31 DOWNTO 0)
SIGNAL dout_version_reg     : std_logic_vector(31 DOWNTO 0)
SIGNAL en_freeze            : std_logic
SIGNAL en_rate_cntrs        : std_logic
SIGNAL en_robus              : std_logic
SIGNAL en_slice4pan         : std_logic_vector(255 DOWNTO 0)
SIGNAL err2pan              : STD_ULOGIC
SIGNAL fdl_bc_error         : std_logic
SIGNAL fdl_busy             : std_logic
SIGNAL fdl_disconnected     : std_logic
SIGNAL fdl_out_of_sync      : std_logic
SIGNAL fdl_ready            : std_logic
SIGNAL fdl_rop_error        : std_logic
SIGNAL fdl_stat             : std_logic_vector(1 DOWNTO 0)
SIGNAL fdl_warn50           : std_logic
SIGNAL fdl_warn75           : std_logic
SIGNAL fin_or_to_ringbuf    : std_logic_vector(7 DOWNTO 0)
SIGNAL finor2outbuf         : std_logic_vector(7 DOWNTO 0)
SIGNAL finor2pan            : std_logic
SIGNAL finor2tcs            : std_logic_vector(7 DOWNTO 0)
SIGNAL finor_ff             : std_logic_vector(7 DOWNTO 0)
SIGNAL gen_reg              : std_logic_vector(31 DOWNTO 0)
SIGNAL gnd_dcm              : std_logic
SIGNAL gsr                   : std_ulogic := '0'
SIGNAL gt_status_i          : std_logic_vector(3 DOWNTO 0)
SIGNAL hardres_i            : std_logic
SIGNAL hardres_vme          : std_logic
SIGNAL idle_code            : std_logic_vector(31 DOWNTO 0)
SIGNAL incr_orbnr           : std_logic
SIGNAL llres_vme            : std_logic
SIGNAL latency_delay        : std_logic_vector(15 DOWNTO 0)
SIGNAL ld_new_lumsegm       : std_logic
SIGNAL locked               : std_ulogic
SIGNAL lum_segm_nr          : std_logic_vector(15 DOWNTO 0)
SIGNAL lum_segm_period      : std_logic_vector(31 DOWNTO 0)
SIGNAL luminosity_nr        : std_logic_vector(15 DOWNTO 0)
SIGNAL nclk                 : std_logic
SIGNAL nclk80               : std_logic
SIGNAL nenbackrec           : STD_ULOGIC
SIGNAL nenchan_d            : STD_ULOGIC
SIGNAL nenchan_e            : STD_ULOGIC
SIGNAL new_lumsegm_fdl      : std_logic
SIGNAL new_lumsegm_tcs      : std_logic
SIGNAL new_prescale_version : std_logic
SIGNAL noalgo2ringbuf       : std_logic
SIGNAL orbit_length         : std_logic_vector(15 DOWNTO 0)

```

VME Interface


Defined for simulation only:

VME_DECODER assumes:
nr_trig=64, nr_algo=128




vme_en should arrive after vme_addr but should be removed before end of vme_addr.
 ==> vme_en is sent 2 ticks after 'EN_FDL' and removed 1 tick after end of 'EN_FDL'.
 ==> vme_dis_rd is applied 3 ticks after 'EN_FDL' and removed 1 tick after end of 'EN_FDL'.

VME_DIS_RD...as in GTFE DAQ chip



FDL runs with inverted CLK40

Logic for 128 of 192 Algos implemented.




**TTRIG: inv.80 MHz PSB_T data
TTRIG 63-32 are not used**





**en_freeze ==>'freeze_counters'
... not implemented fdl_core**

Define for maximum
TechTrig nr = 64
Algo number = 192 (used 128)

```
SIGNAL orbit_nr : std_logic_vector(31 DOWNTO 0)
SIGNAL prescale_version : std_logic_vector(31 DOWNTO 0)
SIGNAL q1 : std_logic_vector(31 DOWNTO 0)
SIGNAL res_bcerr_vme : std_logic
SIGNAL res_evnr_i : std_logic
SIGNAL res_evnr_vme : std_logic
SIGNAL res_orbnr : std_logic
SIGNAL res_orbnr_vme : std_logic
SIGNAL route_sig2pan : std_logic_vector(31 DOWNTO 0)
SIGNAL sel_long : std_logic
SIGNAL slice2panrouter : std_logic_vector(255 DOWNTO 0)
SIGNAL slice_count : std_logic_vector(15 DOWNTO 0)
SIGNAL start_simsy_algo : std_logic
SIGNAL start_simsy_finor : std_logic
SIGNAL status2vme : std_logic_vector(31 DOWNTO 0)
SIGNAL tcs_stops_cntrs : std_logic --VME
SIGNAL to_abeam : STD_ULOGIC
SIGNAL to_ringbuf : std_logic_vector(255 DOWNTO 0)
SIGNAL tp_new_segm_fdl : std_logic
SIGNAL ttrig2pan : std_logic
SIGNAL ttrig_reg : std_logic_vector(63 DOWNTO 0)
SIGNAL update_step : std_logic_vector(15 DOWNTO 0)
SIGNAL vcc : std_logic
SIGNAL vdii : std_logic_vector(31 DOWNTO 0)
SIGNAL vdin : std_logic_vector(31 DOWNTO 0)
SIGNAL vdoo : std_logic_vector(31 DOWNTO 0)
SIGNAL vdout : std_logic_vector(31 DOWNTO 0)
SIGNAL version_sig : std_logic_vector(31 DOWNTO 0)
SIGNAL vme_addr : std_logic_vector(19 DOWNTO 1)
SIGNAL vme_addr_int : std_logic_vector(19 DOWNTO 1)
SIGNAL vme_adresse : std_logic_vector(19 DOWNTO 0)
SIGNAL vme_dis_rd : std_logic
SIGNAL vme_en : std_logic
SIGNAL vme_en_common_reg : std_logic_vector(15 DOWNTO 0)
SIGNAL vme_en_finor_spy : std_logic
SIGNAL vme_en_presc_value : std_logic_vector(255 DOWNTO 0)
SIGNAL vme_en_readback_mem : std_logic
SIGNAL vme_en_sim_spy_mem : std_logic_vector(7 DOWNTO 0)
SIGNAL vme_en_slice : std_logic_vector(255 DOWNTO 0)
SIGNAL vme_en_update_period_reg : std_logic_vector(255 DOWNTO 0)
SIGNAL vme_rd_rate_reg : std_logic_vector(255 DOWNTO 0)
SIGNAL vme_rd_status_reg : std_logic_vector(7 DOWNTO 0)
SIGNAL vme_wr : std_logic
SIGNAL vme_wr_int : std_logic
```



ROP





Use NCLK to send data with same clk edge as on other GT boards.

FDL runs with inverted CLK40 to reduce GTL=>FDL=>TCS Latency.

```


CLKDV_DIVIDE      = 2.0          ( real      )
CLKFX_DIVIDE      = 1            ( integer   )
CLKFX_MULTIPLY    = 4            ( integer   )
CLKIN_DIVIDE_BY_2 = false        ( boolean   )
CLKIN_PERIOD      = 10.0         ( real      ) --non-simulatable
CLKOUT_PHASE_SHIFT = "NONE"     ( string    )
CLK_FEEDBACK      = "1X"        ( string    )
DESKEW_ADJUST     = "SYSTEM_SYNCHRONOUS" ( string    ) --non-simulatable
DFS_FREQUENCY_MODE = "LOW"       ( string    )
DLL_FREQUENCY_MODE = "LOW"       ( string    )
DSS_MODE          = "NONE"       ( string    ) --non-simulatable
DUTY_CYCLE_CORRECTION = true     ( boolean   )
FACTORY_JF        = X"C080"     ( bit_vector) --non-simulatable
PHASE_SHIFT       = 0            ( integer   )
SIM_MODE          = "SAFE"       ( string    )
STARTUP_WAIT      = false        ( boolean   ) --non-simulatable
    
```






General Register: power-up = X"00000700"
 0: sim_mode_algo // decoded in fdl_core
 1: contin_mode_algo // decoded in fdl_core
 2: sel_long
 3: --
 4: use_bcrses_dly <=== not used anymore
 5: --
 6: FDL_status0 (for TCS)
 7: FDL_status1 (for TCS)
 8: en_backrecv
 9: en_chan_e
 10: en_chan_d
 11: en_freeze <=== not used
 12: sim_mode_finor // decoded in fdl_core
 13: contin_mode_finor // decoded in fdl_core
 14: tcs_stops_cntrs
 15: en_robust
 28-16: disable status signals
 of vme boards for TCS

FDL_status for TCS:
 00 = 11=disconnected,
 01= busy, 10 = ready



TTRIG(0) is used as A_BEAM



FINOR

OLD VERSIONS

V1011:

- Ringbuffer & FIFO for Event-, Orbit- and Luminosity Segment nr added
- 'rate_register_v6' replaced by 'read_rates' so that FDL and TCS deliver counter contents from the same lum_segment.
- prescale_version_nr updated concurrently with prescale factors
- 'fdl_slice' simplified, same behavior as before
- No_Algo logic updated
- Testpoint: res_orbnr
- VME logic: vme_enn with vme_en1,2,3
- Lumi Segment Length =2**20 ~93sec ...0010_0000 hex

V1010:

- 'prescale_version' included to event record (ROP)
- TTRIG: inverter moved to 40 MHz register input

V100F:

- lumi_cntr: is also reset when new lum_segment_length has been loaded.
- BCRES_i goes to testpoint

V100E:

- Ringbuffer: permanent read instead of applying 'L1Apulse'

V100D:

- ttrig_80to40: additional reg added

V100C:

- Powerup values: en_chan links...
- ROP: out_of_sync: <-- fifo_full, error <="0";

V100B:

- ttrig 0-63: 16b presc, 20b ratecntrs
- algo0-7: 20b presc, 24b ratecntrs
- algo8-127: 18b presc, 24b ratecntrs
- no_algo : 24b presc, 24b ratecntrs
- Prescaler changed:
- ROP record FFFF only at end.
- common update pulse
- orbit+lumin_seg cntrs: new refresh selection
- new_lum_seg_fdl/tcs-->testpoint

V1015: FPGAAdv8.2 & ISE10.1 used

ROP: New 5bx-event logic

en_rate_cntrs <-- FDLUTCS (3) ... error of V1014 corrected

vme_decoder: FF added on 'vme_rd_rate_reg', 'vme_rd_status_reg' signals

V1014: TCS sends signal to inhibit rate counters during calibration cycles.

genreg(14):=' tcs_stops_cntrs' ; fdl <--> tcs signals new definition

BCRES delays corrected to get coherent orbit+lumsegm numbers

precisely at the end of an orbit.

'freeze_counters' deleted

V1013: L1A_pulse starts at same time for 3 and 5 bc events

res_rd_addr comes 1 tick later for 5bc events to start reading from


2 locations before the L1A location.

V1012: L1A, BCRES, L1RESET, ROBUS : ==> INFF with nclk

delay_fdl_rop : latency_delays after bcrs_delay

without 'use_bcrs_delay' -->rop


initial_value = X"00000DEB" (std_logic_vector (31 DOWNT0 0))
width = 16 (integer)




```

eb1
1
-- eb1 1 STATUS bits
status2vme(31 downto 16) <= luminosity_nr;
status2vme(15 downto 12) <= X"0";
status2vme(11 downto 8) <=gt_status_i;
status2vme(7) <= fdl_bc_error;
status2vme(6) <= fdl_rop_error; -- =0..fixed
status2vme(5) <= fdl_out_of_sync;
status2vme(4) <= fdl_warn75;
status2vme(3) <= fdl_warn50;
status2vme(2) <= fdl_disconnected;
status2vme(1) <= fdl_busy;
status2vme(0) <= fdl_ready;
    
```

width = 32 (integer)




initial_value = X"00000100" (std_logic_vector (31 DOWNT0 0))
width = 32 (integer)




X"0100" ...show FinORO

initial_value = X"00100000" (std_logic_vector (31 DOWNT0 0))
width = 32 (integer)




X"0010_0000" = ~ 93 sec .. CMS value
X"000A4678" = ~60 sec ..previously

width = 16 (integer)



init_val = X"00000000" (std_logic_vector(31 DOWNT0 0))



slice_register module used here to update simultaneously to prescale factors. (2 reg's)

Prescale Version V1011

```


eb9
9
-- eb9 9
ld_new_lumsegm <= vme_en_common_reg(10);
    
```

bit 15 ... 8: number of algos
bit 7 ... 0: number of ttrig

```

eb5
5
slice_count( 7 downto 0) <= CONV_STD_LOGIC_VECTOR(no_of_ttrig, 8);
slice_count(15 downto 8) <= CONV_STD_LOGIC_VECTOR(no_of_algo,8);
    
```

Fixed Number of ALGO (=128) and TTRIG (=64)




All TTRIGs and ALGOs to front panel Lemo


eb7
7

```


-- eb7 7 --Some route_sig2pan bits are free!!
finor2pan <=
  (res_orbnr and route_sig2pan(21))
  or (new_prescale_version and route_sig2pan(20))
  or (BCRES_i and route_sig2pan(19))
  or (L1A_i and route_sig2pan(18))
  or (new_lumsegm_tcs and route_sig2pan(17))
  or (tp_new_segm_fdl and route_sig2pan(16))
  or (finor_ff(7) and route_sig2pan(15))
  or (finor_ff(6) and route_sig2pan(14))
  or (finor_ff(5) and route_sig2pan(13))
  or (finor_ff(4) and route_sig2pan(12))
  or (finor_ff(3) and route_sig2pan(11))
  or (finor_ff(2) and route_sig2pan(10))
  or (finor_ff(1) and route_sig2pan(9))
  or (finor_ff(0) and route_sig2pan(8));
    
```



fd_reg ..reduces combinatorial chain



All FINORs and some other signals to front panel Lemo



Declarations

Ports:

```

apply_new_presc_value : std_logic
clear                 : std_logic
clk                   : std_logic
en_rate_cntrs        : std_logic
in_pad                : std_logic
refresh               : std_logic_vector(7 DOWNT0 0)
sel_sim               : std_logic
sim_spy               : std_logic
update_period        : std_logic_vector(7 DOWNT0 0)
vme_data_in           : std_logic_vector(31 downto 0)
vme_en_presc_value    : std_logic
vme_en_slice          : std_logic
rate_count            : std_logic_vector(31 DOWNT0 0)
to_ringbuff           : std_logic
to_sim_spy            : std_logic
trigger_bit           : std_logic_vector(7 DOWNT0 0)
veto_bit              : std_logic_vector(7 DOWNT0 0)
    
```

Diagram Signals:

```

SIGNAL bit_in          : std_logic
SIGNAL load_precntr    : std_logic
SIGNAL prescale_value  : std_logic_vector(31 DOWNT0 0)
SIGNAL prescaled_trigger : std_logic
SIGNAL rate_cntr_update : std_logic
SIGNAL rst_rate        : std_logic
SIGNAL slice_setup     : std_logic_vector(31 DOWNT0 0)
    
```

Package List


```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE ieee.numeric_std.all;
USE IEEE.VITAL_Timing.all;
LIBRARY unisim;
USE unisim.VCOMPONENTS.all;
    
```

load prescaler:
 1. Load new prescale value into the register
 2. Send the vme cmd pulse 'apply_new_presc_value' that loads the new value at the end of the luminosity segment into the pre_scaler.

power-up: X"0...00" = no prescaling

to 'prescaler'



<company name>		Project: fdl_chip
		V1011 simulated 12 Feb 2009 by AT
Title:	<enter diagram title here>	
Path:	v6_fdl_chip/fdl_slice/struct	
Edited:	by taurok on 02 Sep 2009	

Declarations**Ports:**

```

algo                : std_logic_vector(191 DOWNT0 0)
algo_s              : std_logic_vector(5 DOWNT0 0)
apply_new_prescale_values : std_logic
bcres_int           : std_logic
clear               : std_logic
clk                 : std_logic
en_rate_cntrs      : std_logic
gen_reg             : std_logic_vector(31 DOWNT0 0)
new_lumsegm_fdl    : std_logic
new_lumsegm_tcs    : std_logic
start_simspsy_algo : std_logic
start_simspsy_finor : std_logic
ttrig               : std_logic_vector(63 DOWNT0 0)
update_step        : std_logic_vector(15 DOWNT0 0)
vme_addr           : std_logic_vector(19 DOWNT0 1)
vme_data_in        : std_logic_vector(31 DOWNT0 0)
vme_en_finor_spy   : std_logic
vme_en_noalgo_presc : std_logic
vme_en_noalgo_rate_reg : std_logic
vme_en_noalgo_setup : std_logic
vme_en_presc_value : std_logic_vector(255 DOWNT0 0)
vme_en_sim_spy_mem : std_logic_vector(7 DOWNT0 0)
vme_en_slice       : std_logic_vector(255 DOWNT0 0)
vme_en_slice_readback_mem : std_logic
vme_en_update_period_reg : std_logic_vector(255 DOWNT0 0)
vme_rd_rate_reg    : std_logic_vector(255 DOWNT0 0)
vme_wr             : std_logic
finor2ringbuf      : std_logic_vector(7 DOWNT0 0)
finor2tcs          : std_logic_vector(7 DOWNT0 0)
noalgo2ringbuf     : std_logic
slice2panrouter    : std_logic_vector(255 DOWNT0 0)
to_ringbuff        : std_logic_vector(255 DOWNT0 0)
vme_data_out       : std_logic_vector(31 DOWNT0 0)

```

Diagram Signals:

```

SIGNAL addr_cntr_finor      : std_logic_vector(11 DOWNT0 0)
SIGNAL addr_cntr_simspsy    : std_logic_vector(11 DOWNT0 0)
SIGNAL algo_to_finor        : vec8_array(191 DOWNT0 0)
SIGNAL contin_mode_algo     : std_logic
SIGNAL contin_mode_finor    : std_logic
SIGNAL din1                  : std_logic_vector(31 DOWNT0 0)
SIGNAL din2                  : std_logic_vector(8 DOWNT0 0)
SIGNAL din_spy_mem          : std_logic_VECTOR(8 DOWNT0 0)
SIGNAL doutb                 : std_logic_VECTOR(no_of_ttrig-1 DOWNT0 0)
SIGNAL doutb1                : std_logic_VECTOR(no_of_algo-1 DOWNT0 0)
SIGNAL en_mem_algo           : std_logic
SIGNAL en_mem_finor         : std_logic
SIGNAL finor_out             : std_logic_vector(7 downto 0)
SIGNAL ground2               : std_logic_vector(8 DOWNT0 0)
SIGNAL ground_32            : std_logic_vector(31 DOWNT0 0)
SIGNAL high                  : std_logic
SIGNAL noalgo_rate_count    : std_logic_vector(31 DOWNT0 0)
SIGNAL noalgo_setup         : std_logic_vector(31 DOWNT0 0)
SIGNAL rate_cntr            : vec32_array(64 + no_of_algo -1 DOWNT0 0)
SIGNAL refresh               : std_logic_vector(7 DOWNT0 0)
SIGNAL sim_finor            : std_logic_VECTOR(8 DOWNT0 0)
SIGNAL sim_mode_algo        : std_logic
SIGNAL sim_mode_finor      : std_logic
SIGNAL sim_spy              : std_logic_vector(64 + no_of_algo -1 DOWNT0 0)
SIGNAL simspy0              : std_logic_vector(15 DOWNT0 0)
SIGNAL simspv1              : std logic vector(15 DOWNT0 0)

```


<company name>		Project:	fdl_chip
Title:	<enter diagram title here>		
Path:	v6_fdl_chip/fdl_core/struct		
Edited:	by taurok on 25 Sep 2009		
		V1011	

Package List



```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE ieee.numeric_std.all;
USE IEEE.VITAL_Timing.all;
LIBRARY UNISIM;
USE UNISIM.VPKG.all;
LIBRARY fdl_types;
USE fdl_types.fdl.all;

```



SIM and SPY Controller without BCRES delay




data are taken immediately after input flipflop and sent to panel. fd_vec reduces combinatorial chain

Slice to PANEL Router



```

eb1 -- eb1 1
1  to_sim_spy(255 downto (no_of_algo+no_of_ttrig) ) <= (others => '0');
   to_ringbuff(255 downto (no_of_algo+no_of_ttrig) ) <= (others => '0');
    
```




to Ring Buffer

```

SIGNAL simspy10      : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy11      : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy2       : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy3       : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy4       : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy5       : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy6       : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy7       : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy8       : std_logic_vector(15 DOWNTO 0)
SIGNAL simspy9       : std_logic_vector(15 DOWNTO 0)
SIGNAL to_sim_spy    : std_logic_vector(255 DOWNTO 0)
SIGNAL trigger_bit_noalgo : std_logic_vector(7 DOWNTO 0)
SIGNAL ttrig_to_finor : vec8_array(63 DOWNTO 0)
SIGNAL update_per    : vec8_array(64 + no_of_algo -1 DOWNTO 0)
SIGNAL veto_to_finor : vec8_array(63 DOWNTO 0)
SIGNAL vme_din       : std_logic_vector(31 DOWNTO 0)
SIGNAL vme_dout_cntrs : std_logic_vector(31 DOWNTO 0)
SIGNAL vme_dout_finor_spy_mem : std_logic_vector(31 DOWNTO 0)
SIGNAL vme_dout_from_sim_spy : std_logic_vector(no_of_algo+no_of_ttrig-1 DOWNTO 0)
SIGNAL vme_dout_noalgo_rate_reg : std_logic_vector(31 DOWNTO 0)
SIGNAL vme_dout_rate : vec32_array(64 + no_of_algo -1 DOWNTO 0)
SIGNAL vme_dout_rdbk : std_logic_VECTOR(31 DOWNTO 0)
SIGNAL vme_dout_sim_spy : std_logic_vector(31 DOWNTO 0)
SIGNAL we_algo       : std_logic
SIGNAL we_finor      : std_logic

```



Header



SIM and SPY Memory

gen_spy_tt: FOR i IN 0 TO (no_of_ttrig/32)-1 GENERATE

gen_spy_algo: FOR i IN no_of_ttrig/32 TO ((no_of_ttrig+no_of_algo)/32)-1 GENERATE



One 32x4k ram block is used for 16 slices.
Port A: SLICE
Port B: VME

Frame Declarations


```

eb2
2
-- eb2 2 For SIMULATION ONLY !!!
sims Spy11 <= to_sim_spy(191 downto 176);
sims Spy10 <= to_sim_spy(175 downto 160);
sims Spy9 <= to_sim_spy(159 downto 144);
sims Spy8 <= to_sim_spy(143 downto 128);
sims Spy7 <= to_sim_spy(127 downto 112);
sims Spy6 <= to_sim_spy(111 downto 96);
sims Spy5 <= to_sim_spy(95 downto 80);
sims Spy4 <= to_sim_spy(79 downto 64);
sims Spy3 <= to_sim_spy(63 downto 48);
sims Spy2 <= to_sim_spy(47 downto 32);
sims Spy1 <= to_sim_spy(31 downto 16);
sims Spy0 <= to_sim_spy(15 downto 0);
    
```

Frame Declarations

- simspy11 : (15:0)
- simspy10 : (15:0)
- simspy9 : (15:0)
- simspy8 : (15:0)
- simspy7 : (15:0)
- simspy6 : (15:0)
- simspy5 : (15:0)
- simspy4 : (15:0)
- simspy3 : (15:0)
- simspy2 : (15:0)
- simspy1 : (15:0)
- simspy0 : (15:0)


VME read & readback mem's





no_of_ttrig = 64 ...fixed

- algo_to_finor(no_of_algo - 1:0) : vec8_array(191:0)
- ttrig_to_finor : vec8_array(63:0)
- veto_to_finor : vec8_array(63:0)
- trigger_bit_noalgo : (7:0)




ALGO...without VETO function !!



to Ring_buf







sim_mode_finor



**New in v6:
Sim/Spy function
VME: r/w**


Final OR & spy mem

impl4: 102%: 18b pre/24b rate, 8algo full
impl3: 101%: 16b pre/24b rate, 8algo full




18 bit prescaler: 1 MHz trigger/(2**18) = 4 Hz trigger
 24 bit prescaler: 40 MHz trigger/(2**24) = 2 Hz trigger

gen_algo8_127: FOR i IN 64 TO no_of_algo-1 GENERATE



Frame Declarations

gen_algo8_128: FOR i IN 8 TO 63 GENERATE





Frame Declarations

VME Registers

31-14:en_algo_mask =0F..include algo_s 0...3
 23-16: finor_mask = 00
 15-8: =00
 7-0: update_period = 02..new_lum_segmn_fdl

initial_value = X"0F000002" (std_logic_vector (31 DOWNT0 0))
 width = 32 (integer)




NO_ALGO: rate_cntr 24bits->16.777.216/120s(lum_segment)=139 kz..max prescaled rate
 prescaler 24bits =16.777.216 : 40MHz ==> 2,4 Hz

24 bit prescaler
 24 bit rate counter


NOALGO Slice

gen_algo0_7: FOR i IN 0 TO 7 GENERATE




Frame Declarations

gen_ttrig0_63: FOR i IN 0 TO 63 GENERATE



Frame Declarations



```

-- Procedures:
-- 1.) New PRESCALE FACTORS
-- a) Load a new prescale factor into 'vme_reg' by vme-software.
-- b) The vme common command pulse 'apply_new_presc_value' sets the request_ff =1.
-- c) The next 'rate_cntr_update' signal ( default:= 'new_luminosity_segment' pulse from FDL)
-- ==> clears the request_ff
-- ==> clears the pre_counter (to restart with the new prescale factor)
-- ==> moves the new prescale factor from the 'vme_reg' into the 'prescale_reg'
-- 2.) Prescaling
-- a) The next trig signals increment the pre_counter until the
-- new prescale value and the counter are equal (limit =1).
-- b) The next trigger passes through (en_trigger=1),
-- ==> increments the rate counter and
-- ==> clears the pre_counter again.
-- //Loop: 2a==>2b==>2a==>2b==> ...
-- 3.) Rate counter readout:
-- Every 'rate_cntr_update" signal ( default:= 'new_luminosity_segment' pulse from FDL)
-- one tick later:
-- ==> moves the actual rate counter value into a rate_register and
-- ==> clears the rate counter.
--
-- *** The update is done for all Algo and Technical Trigger bits concurrently. ***

```

Global Actions

Pre Actions:

Post Actions:

Package List

LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 USE ieee.std_logic_arith.all;
 USE ieee.STD_LOGIC_UNSIGNED.all;

Concurrent Statements

Architecture Declarations

Signals Status

SIGNAL
 inc_bx_in_ev_ctr
 read_fifo
 res_bx_in_ev_ctr
 mode_5bx



State Register Statements

MODE	DEFAULT	RESET	SCHEME
OUT	'0'		COMB
OUT	'0'		COMB
OUT	'0'		COMB
LOCAL		'0'	CLKD


Process Declarations

Clocked Process:

Output Process:



<company name>		Project:	fdl_chip
		28 words per bx --> 7 W64 per bx	
Title:	<enter diagram title here>		
Path:	v6_rop/ROC/fsm		
Edited:	by taurok on 08 Sep 2009		



Declarations

Ports:

```

BCres          : std_logic
BOARD_ID      : std_logic_vector(15 DOWNTO 0)
IDLE_CODE     : std_logic_vector(27 DOWNTO 0)
LIA           : std_logic
LIRes         : std_logic
ORBIT_LENGTH  : std_logic_vector(11 DOWNTO 0)
clear         : std_logic
clk           : std_logic
finor2ringbuf : std_logic_vector(7 DOWNTO 0)
hardres       : std_logic
latency_delay : std_logic_vector(15 DOWNTO 0)
lum_seg_m_nr  : std_logic_vector(15 DOWNTO 0)
noalgo2ringbuf : std_logic
orbit_nr      : std_logic_vector(31 DOWNTO 0)
prescale_version : std_logic_vector(31 DOWNTO 0)
res_evr       : std_logic
sel_long      : std_logic
to_ringbuf    : std_logic_vector(255 DOWNTO 0)
chan_link_rec : std_logic_vector(27 DOWNTO 0)
error         : std_logic
out_of_sync   : STD_ULOGIC
warn50        : std_logic
warn75        : std_logic

```

Diagram Signals:

```

SIGNAL FINOR_DAT      : std_logic_vector(15 downto 0)
SIGNAL SEL            : std_logic_vector(4 DOWNTO 0)
SIGNAL addr_count     : std_logic_vector(4 DOWNTO 0)
SIGNAL bc_to_ereg     : std_logic_vector(15 DOWNTO 0)
SIGNAL bx_in_event    : std_logic_vector(3 DOWNTO 0)
SIGNAL bx_nr_eword    : std_logic_vector(15 DOWNTO 0)
SIGNAL c_word         : std_logic_vector(15 DOWNTO 0)
SIGNAL data_count     : std_logic_vector(1 DOWNTO 0)
SIGNAL dina           : std_logic_VECTOR(35 DOWNTO 0)
SIGNAL doutb         : std_logic_VECTOR(no_of_algo-1 DOWNTO 0)
SIGNAL doutbl        : std_logic_VECTOR(no_of_ttrig-1 DOWNTO 0)
SIGNAL event_5bx     : std_logic -- equal mode_5bx
SIGNAL event_cntnr    : std_logic_vector(31 DOWNTO 0)
SIGNAL event_nr       : std_logic_vector(31 DOWNTO 0)
SIGNAL event_nr_fifo  : std_logic_vector(31 DOWNTO 0)
SIGNAL fifo_empty     : std_logic
SIGNAL fifo_full      : std_logic
SIGNAL fifo_init      : std_logic
SIGNAL finor_ringb    : std_logic_VECTOR(35 DOWNTO 0)
SIGNAL finor_ringb2fifo : std_logic_VECTOR(35 DOWNTO 0)
SIGNAL gnd             : std_logic
SIGNAL gnd_32         : std_logic_vector(31 DOWNTO 0)
SIGNAL gnd_36         : std_logic_vector(35 DOWNTO 0)
SIGNAL high           : std_logic
SIGNAL inc_bx_in_ev_ctr : std_logic
SIGNAL inc_ll_a_addr  : std_logic
SIGNAL lla_addr       : std_logic_vector(31 DOWNTO 0)
SIGNAL ld_ll_a_addr   : std_logic
SIGNAL lum_seg_m_nr_fifo : std_logic_vector(31 DOWNTO 0)
SIGNAL lum_segment_nr : std_logic_vector(15 DOWNTO 0)
SIGNAL lumseg2ringb   : std_logic_VECTOR(31 DOWNTO 0)
SIGNAL lumsegm_ringb  : std_logic_vector(31 DOWNTO 0)
SIGNAL no_ll_a_waiting : std_logic
SIGNAL orb_nr_ringb   : std_logic_VECTOR(31 DOWNTO 0)
SIGNAL orbit_nr_fifo  : std_logic_vector(31 DOWNTO 0)
SIGNAL orbitnr        : std_logic_vector(31 DOWNTO 0)
SIGNAL rd_addr        : std_logic_vector(11 DOWNTO 0)
SIGNAL rd_addr_cntr   : std_logic_vector(11 DOWNTO 0)
SIGNAL rd_addr_cntr32b : std_logic_vector(31 DOWNTO 0)
SIGNAL rd_fifo        : std_logic
SIGNAL rd_ll_a_fifo   : std_logic
SIGNAL readout_data   : std_logic_vector((no_of_algo + no_of_ttrig) -1 DOWNTO 0)
SIGNAL readout_ffifo   : std_logic_vector(35 DOWNTO 0)
SIGNAL reg2mux        : std_logic_vector(256 DOWNTO 0)
SIGNAL res_bx_in_ev_ctr : std_logic
SIGNAL res_rd_addr    : STD_ULOGIC
SIGNAL res_wr_addr    : std_logic
SIGNAL store_fifo_data : std_logic
SIGNAL to_c           : std_logic_vector(15 DOWNTO 0)
SIGNAL to_finorreg    : std_logic_vector(15 DOWNTO 0)
SIGNAL wr_addr        : std_logic_vector(11 DOWNTO 0)
SIGNAL wr_fifo        : std_logic
SIGNAL wr_fifo1       : std_logic


```

Package List

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE IEEE.VITAL_Timing.all;
LIBRARY UNISIM;
USE UNISIM.VPKG.all;
USE ieee.numeric_std.all;

```




<company name>		Project:	fdl_chip
Title:	<enter diagram title here>		V1015: I1a_sm inserted.
Path:	v6_rop/rop/struct		Time between triggers can be 0 ...n bx.
Edited:	by taurok on 14 Sep 2009		

Ringbuffers



FIFOs

to_ringbuf : (255:0)


g2: FOR i IN no_of_ttrig/32 TO (no_of_ttrig+no_of_algo)/32-1 GENERATE



g6: FOR i IN 0 TO no_of_ttrig/32-1 GENERATE



wr_fifo ...from L1A State Machine
rd_addr ... from Readout Counter



FIFO content:
 Bit 35-24 : bc nr, read_address of Ringbuf ==>C-word
 Bit 23-12 : bc nr, when writing into Ringbuffer ==>E-word
 Bit 11 : event_5bx ==> ROC state machine
 Bit10 : '0'
 Bit9 : '0'
 Bit 8 : noalgo ==> DATA word
 Bit 7-0 : finor ==> DATA word

fifo_empty ==> ROC state machine
 data_count ==> 'WARNING'
 fifo_full ==> 'OUT_OF_SYNC'

event_5bx ...=mode while extracting data from the ringbuffer

reg2mux has 257 elements in order to avoid an assignment of the highest bit with 1 if 256 slices are there.




algo256 = always unused; = defined to have at least one element in the assignment of the unused Algo bits.

Unused Algorithm bits are set to = '0'.




```
eb2
2 reg2mux(256 DOWNT0 no_of_algo+no_of_ttrig)<=(others => '0');
```

Channel Link Record is defined for maximum number of Algorithms and therefore always of the same size.





g3: FOR i IN 0 TO (no_of_ttrig+no_of_algo)/16-1 GENERATE



Assignment of data to record words.



```
eb4
4 to_c(15 downto 0) <= readout_ffifo(35 downto 24); --read addr.
to_c(15 downto 12) <= bx_in_event;
```



inc by L1A
reset by L1reset

inc by read_fifo
reset by L1A
achtung auf timing!


```
eb8
8 to_finorreg <= "000000" & readout_ffifo(8 downto 0);
bc_to_ereg <= "0000" & readout_ffifo(23 downto 12);
```

event_5bx ...=mode while extracting data from the ringbuffer
--> stored in READOUT_FFIFO as bit 11

SEL_LONG = 1 reads 5 bx per event
(VME reg)



E-word: bx_count from FIFO....actual bx at writing time into Ringbuffer
C-word: Actual bx when L1A arrives ???

CLEAR= is from inverted NLOCKED of DCM



bcres & latency DELAY

ORBIT_LENGTH



```

eb3
3
-- eb3 3
rd_addr_cntr32b <= X'0000_0' & rd_addr_cntr;
    
```


FIFO stores l1a ringbuffer address (addr-2 of L1A)

L1A_STATE MACHINE
 controls extraction from Ringbuffer for 3 & 5 bx events.
 if l1a is waiting then
 --> ld l1a addr into var_length cntr
 --> read ringbuffer & write into data fifos
 -- incr. var_lenth cntr
 --> read ringbuffer & write into data fifos
 etc until all bx are moved into the FIFOS
 For 3bx-event mode do not write into data fifos but run SM as for 5bx mode.

L1A State Machine
3/5 bx readout control

Ringbuffer & FIFO for Event-, Orbit- and Luminosity Segment number V1011


wr_fifo ...from L1A State Machine
rd_addr ... from Readout Counter



Ringbuffers are needed so that orbit and lum_segment numbers correspond exactly to the event data.


```

eb1 1 -- eb1 1
lumsegm2ringb <=&"X"0000" & lum_segm_nr;
    
```



-- 3. Sept 2009
-- 32 bit event counter updated

A: event_nr(15:0)
 B: X"00"& event_nr(23:16)
 C: bx_in_event & bcnr(=read_address)
 D: board_id
 1: ttrig...
 1: algo...
 E0: X"0" & bcnr(from fifo; stored when writing into ringbuf)
 E1: lum_segm_nr
 E2: orbit_nr(15 downto 0)
 E3: orbit_nr(31 downto 16)



Package List

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE IEEE.VITAL_Timing.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;
LIBRARY UNISIM;
USE UNISIM.VPKG.all;

```

Declarations**Ports:**

```

BCres      : std_logic
LlRes      : std_logic
clear      : std_logic
clk        : std_logic
latency_delay : std_logic_vector(15 DOWNTO 0)
sel_long   : std_logic
fifo_init  : std_logic
res_rd_addr : STD_ULOGIC
res_wr_addr : std_logic

```

Diagram Signals:

```

SIGNAL Q1      : STD_ULOGIC
SIGNAL Q2      : STD_ULOGIC
SIGNAL Q8      : STD_ULOGIC
SIGNAL bcrdy2  : std_logic
SIGNAL dout4   : STD_ULOGIC
SIGNAL dout5   : std_logic
SIGNAL q10     : std_logic
SIGNAL q11     : std_logic
SIGNAL q12     : std_logic
SIGNAL q13     : std_logic
SIGNAL q9      : std_logic


```

<company name>		Project:	fdl_chip	
<enter diagram title here>		<enter comments here>		
Title:	<enter diagram title here>			
Path:	v6_rop/delay_fdl_rop/struct			
Edited:	by taurok on 28 Mai 2009			

IF bcrs_delay(=lat_delay(11:8)) = 0 and lat_delay(7:0)=0 then 'res_wr_addr' is 1 tick earlier than 'res_rd_addr', to avoid writing and reading from same address at the same clock cycle.
 NEW: bcrs_delay precedes latency_delay(7:0) !!!

Minimum Delay =2
 -Analog to IN chips on GMT

Latency delay register:
 3...0: Latency delay 1
 7...4: Latency delay 2
 11...8: BCRes delay 1
 15...12: not used




sel_long=1makes 5BC-event records
 --> additional delay starts readout from ringbuffer one addr earlier.

to Ringbuffer counters

2 FD..to save data concurrently with SPY memory

The read pointer(address) is at least one location behind the write pointer.

V10014: BCRes is delayed in "time_run_control"



clear = inverted LOCKED from DCM
 (used after startup)

wait a few cycles until fifos are released after startup

Global Actions

Pre Actions:

Post Actions:

Package List

LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 USE ieee.std_logic_arith.all;

Concurrent Statements

--stored with event data and
 -- used by ROC state machine
 event_5bx <= mode_5bx ;

Architecture Declarations

State Register Statements


Process Declarations

Clocked Process:

Output Process:


Signal Status


SIGNAL	MODE	DEFAULT	RESET	SCHEME
inc_l1a_addr	OUT	'0'	'0'	CLKD
ld_l1a_addr	OUT	'0'	'0'	CLKD
wr_fifo	OUT	'0'	'0'	CLKD
rd_l1a_fifo	OUT	'0'	'0'	CLKD
mode_5bx	LOCAL		'0'	CLKD
event_5bx	OUT			COMB



<company name>		Project: fdl_chip
		<enter comments here>
Title:	<enter diagram title here>	
Path:	v6_fdl_chip/l1a_sm/fsm	
Edited:	by taurok on 08 Sep 2009	

An EVENT contains data either from 3 or 5 bunch crossings.
 bx = bunch crossing ~25 ns
 L1A = Level1 Accept
 Min distance between 2 events = 3bx.





L1A_STATE MACHINE controls data extraction from Ringbuffers for 3 & 5 bx events and writes them into data FIFOs.
If L1A is waiting then
 --> ld l1a addr into the readout counter(var_lenth cntr)
 --> read ringbuffer & write into data fifos
 -- incr. var_lenth cntr
 --> read ringbuffer & write into data fifos
 etc until all bx data are moved into the FIFOs.
For 3bx-event mode do not extract bx-2 and bx+2 data.

Declarations


Ports:
 algo_s : std_logic_vector(5 DOWNT0 0)
 apply_new_presc_value : std_logic
 clear : std_logic
 clk : std_logic
 en_algo_s : std_logic_vector(5 DOWNT0 0)
 en_rate_cntrs : std_logic
 finor_mask : std_logic_vector(7 DOWNT0 0)
 refresh : std_logic_vector(7 DOWNT0 0)
 update_period : std_logic_vector(7 downto 0)
 vme_data_in : std_logic_vector(31 downto 0)
 vme_en_noalgo_presc : std_logic
 rate_count : std_logic_vector(31 DOWNT0 0)
 to_ringbuff : std_logic
 to_sim_spy : std_logic
 trigger_bit : std_logic_vector(7 DOWNT0 0)

Diagram Signals:


SIGNAL bit_in : std_logic
 SIGNAL load_precntr : std_logic
 SIGNAL prescale_value : std_logic_vector(31 DOWNT0 0)
 SIGNAL prescaled_trigger : std_logic
 SIGNAL rate_cntr_update : std_logic
 SIGNAL rst_rate : std_logic

Package List

LIBRARY ieee;
 USE ieee.std_logic_1164.all;
 USE ieee.std_logic_arith.all;
 USE ieee.STD_LOGIC_UNSIGNED.all;
 USE ieee.numeric_std.all;



<company name>		Project: fdl_chip
Title:	<enter diagram title here>	'enable' signal added to rate counter
Path:	v6_fdl_chip/noalgo_slice/struct	
Edited:	by tauron on 02 Sep 2009	



Package List

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNED.all;
USE ieee.numeric_std.all;
USE IEEE.VITAL_Timing.all;
```

Declarations


Ports:

```
clear          : std_logic
clk            : std_logic
new_lumsegm_fdl : std_logic
new_lumsegm_tcs : std_logic
update_step   : std_logic_vector(15 DOWNTO 0)
refresh       : std_logic_vector(7 DOWNTO 0)
```

Diagram Signals:

```
SIGNAL TC          : std_logic
SIGNAL high_sig    : std_logic
SIGNAL q           : std_logic_vector(31 DOWNTO 0)
SIGNAL q1          : std_logic_vector(7 DOWNTO 0)
SIGNAL ref         : std_logic_vector(7 DOWNTO 0)
```

```
-- eb3 3
ref(0)<=new_lumsegm_tcs;
ref(1)<=new_lumsegm_fdl;
ref(2)<=Q(3);
ref(3)<=Q(10);
ref(4)<=Q(12);
ref(5)<=Q(13);
ref(6)<=Q(16);
ref(7)<=Q(20);
```




16 bit counter for generating a periodic TC signal (100 μs). `update_step` comes from a vme register. Load 4000 (=0xFA0) for 100 μs.

32 bit binary counter. At its output there are 32 periodic signals which can act as source for the final rate counter refresh signal.

`bit_selector` is used for selecting 7 out of 32 possible sources. One source is the `refresh_from_tcs` signal which comes over front panel.

<company name>		Project:	fdl_chip
		<enter comments here>	
Title:	<enter diagram title here>		
Path:	v6_fdl_chip/rate_counter_refresh/struct		
Edited:	by taurok on 09 Sep 2009		



This circuit generates a pulse from the periodic counter signals.

```
-- Copied from CMS Note 02_033: page 20
-- T3 T2 T1 T0
-- (Ready)(Busy)(OutofSync)(Warning)
-- PARTITION STATUS
-- 0 0 0 0 DISCONNECTED *
-- 0 0 0 1 OVERFLOW WARNING
-- 0 0 1 0 OUT_OF_SYNC
-- 0 0 1 1 forbidden
-- 0 1 0 0 BUSY
-- 0 1 0 1 forbidden
-- 0 1 1 0 forbidden
-- 0 1 1 1 forbidden
-- 1 0 0 0 READY
-- 1 0 0 1 forbidden
-- 1 0 1 0 forbidden
-- 1 0 1 1 forbidden
-- 1 1 0 0 ERROR
-- 1 1 0 1 forbidden
-- 1 1 1 0 forbidden
-- 1 1 1 1 DISCONNECTED *
```

Package List

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.STD_LOGIC_UNSIGNSED.all;
USE IEEE.VITAL_Timing.all;
```


Declarations

Ports:

```
S_in : std_logic_VECTOR(3 DOWNTO 0)
disable : std_logic
status : std_logic_vector(15 DOWNTO 0)
```

Diagram Signals:

```
SIGNAL stat_int : std_logic_VECTOR(15 DOWNTO 0)
```



```
-- OUTPUT status (15:0):
--disconnected: Bit 0
--warning : Bit 1
--out of sync: Bit 2
--busy: Bit 3
--ready: Bit 4
--error: Bit 5
-- not used Bit 6 : =0
--bad code: Bit 7
-- not used Bits 15-8: =0
```

```
bad_code <= stat_int(3) or stat_int(5) or stat_int(6) or stat_int(7) or stat_int(9) or stat_int(10) or stat_int(11) or stat_int(13) or stat_int(14);
```

```
if disable='0' then
status(0) <= stat_int(0) or stat_int(15); -- disconnected
status(1) <= stat_int(1); -- warning
status(2) <= stat_int(2); -- out_of_sync
status(3) <= stat_int(4); -- busy
status(4) <= stat_int(8); -- ready
status(5) <= stat_int(12); -- error
status(6)<='0';
status(7)<= bad_code;
status(15 downto 8) <= "00000000";
else
status <= X"0010"; -- set status to ready if board is disabled
end if;
```

<company name>		Project:	fdl_chip
		<enter comments here>	
Title:	<enter diagram title here>		
Path:	v6_fdl_chip/fastsig2stat/struct		
Edited:	by taurok on 09 Sep 2009		